Home
last modified time | relevance | path

Searched refs:RLC_MGCG_CTRL__SILICON_EN_MASK (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_8_0_sh_mask.h9053 #define RLC_MGCG_CTRL__SILICON_EN_MASK 0x2 macro
Dgfx_8_1_sh_mask.h9593 #define RLC_MGCG_CTRL__SILICON_EN_MASK 0x2 macro
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h22928 #define RLC_MGCG_CTRL__SILICON_EN_MASK … macro
Dgc_9_1_sh_mask.h24219 #define RLC_MGCG_CTRL__SILICON_EN_MASK … macro
Dgc_9_2_1_sh_mask.h24230 #define RLC_MGCG_CTRL__SILICON_EN_MASK … macro
Dgc_10_3_0_sh_mask.h32247 #define RLC_MGCG_CTRL__SILICON_EN_MASK … macro
Dgc_10_1_0_sh_mask.h33263 #define RLC_MGCG_CTRL__SILICON_EN_MASK … macro