Home
last modified time | relevance | path

Searched refs:SOR_PLL2_SEQ_PLLCAPPD_ENFORCE (Results 1 – 2 of 2) sorted by relevance

/drivers/gpu/drm/tegra/
Dsor.h117 #define SOR_PLL2_SEQ_PLLCAPPD_ENFORCE (1 << 24) macro
Dsor.c1462 value |= SOR_PLL2_SEQ_PLLCAPPD_ENFORCE; in tegra_sor_power_down()
2302 value &= ~SOR_PLL2_SEQ_PLLCAPPD_ENFORCE; in tegra_sor_hdmi_enable()
2784 value &= ~SOR_PLL2_SEQ_PLLCAPPD_ENFORCE; in tegra_sor_dp_enable()