Home
last modified time | relevance | path

Searched refs:SPI_CDBG_SYS_CS1__PIPE0__SHIFT (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_7_2_sh_mask.h8828 #define SPI_CDBG_SYS_CS1__PIPE0__SHIFT 0x0 macro
Dgfx_8_0_sh_mask.h10430 #define SPI_CDBG_SYS_CS1__PIPE0__SHIFT 0x0 macro
Dgfx_8_1_sh_mask.h10828 #define SPI_CDBG_SYS_CS1__PIPE0__SHIFT 0x0 macro
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h12268 #define SPI_CDBG_SYS_CS1__PIPE0__SHIFT macro
Dgc_9_2_1_sh_mask.h13448 #define SPI_CDBG_SYS_CS1__PIPE0__SHIFT macro