Home
last modified time | relevance | path

Searched refs:SPI_COMPUTE_QUEUE_RESET__RESET_MASK (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_7_2_sh_mask.h8899 #define SPI_COMPUTE_QUEUE_RESET__RESET_MASK 0x1 macro
Dgfx_8_0_sh_mask.h10519 #define SPI_COMPUTE_QUEUE_RESET__RESET_MASK 0x1 macro
Dgfx_8_1_sh_mask.h10917 #define SPI_COMPUTE_QUEUE_RESET__RESET_MASK 0x1 macro
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h12400 #define SPI_COMPUTE_QUEUE_RESET__RESET_MASK macro
Dgc_9_1_sh_mask.h13704 #define SPI_COMPUTE_QUEUE_RESET__RESET_MASK macro
Dgc_9_2_1_sh_mask.h13569 #define SPI_COMPUTE_QUEUE_RESET__RESET_MASK macro
Dgc_10_3_0_sh_mask.h18000 #define SPI_COMPUTE_QUEUE_RESET__RESET_MASK macro
Dgc_10_1_0_sh_mask.h19651 #define SPI_COMPUTE_QUEUE_RESET__RESET_MASK macro