Home
last modified time | relevance | path

Searched refs:SQ_EDC_SEC_CNT__SGPR_SEC__SHIFT (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_4_1_sh_mask.h294 #define SQ_EDC_SEC_CNT__SGPR_SEC__SHIFT … macro
Dgc_9_0_sh_mask.h3207 #define SQ_EDC_SEC_CNT__SGPR_SEC__SHIFT … macro
Dgc_9_1_sh_mask.h3055 #define SQ_EDC_SEC_CNT__SGPR_SEC__SHIFT … macro
/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_8_0_sh_mask.h14070 #define SQ_EDC_SEC_CNT__SGPR_SEC__SHIFT 0x8 macro
Dgfx_8_1_sh_mask.h14468 #define SQ_EDC_SEC_CNT__SGPR_SEC__SHIFT 0x8 macro