Home
last modified time | relevance | path

Searched refs:SQ_IND_INDEX__INDEX__SHIFT (Results 1 – 14 of 14) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
Dgfx_v6_0.c2987 (address << SQ_IND_INDEX__INDEX__SHIFT) | in wave_read_ind()
2999 (regno << SQ_IND_INDEX__INDEX__SHIFT) | in wave_read_regs()
Dgfx_v7_0.c4154 (address << SQ_IND_INDEX__INDEX__SHIFT) | in wave_read_ind()
4166 (regno << SQ_IND_INDEX__INDEX__SHIFT) | in wave_read_regs()
Dgfx_v8_0.c5233 (address << SQ_IND_INDEX__INDEX__SHIFT) | in wave_read_ind()
5245 (regno << SQ_IND_INDEX__INDEX__SHIFT) | in wave_read_regs()
Dgfx_v9_0.c2018 (address << SQ_IND_INDEX__INDEX__SHIFT) | in wave_read_ind()
2030 (regno << SQ_IND_INDEX__INDEX__SHIFT) | in wave_read_regs()
Dgfx_v10_0.c4147 (address << SQ_IND_INDEX__INDEX__SHIFT)); in wave_read_ind()
4157 (regno << SQ_IND_INDEX__INDEX__SHIFT) | in wave_read_regs()
/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_sh_mask.h9007 #define SQ_IND_INDEX__INDEX__SHIFT 0x00000010 macro
Dgfx_7_2_sh_mask.h12414 #define SQ_IND_INDEX__INDEX__SHIFT 0x10 macro
Dgfx_8_0_sh_mask.h14284 #define SQ_IND_INDEX__INDEX__SHIFT 0x10 macro
Dgfx_8_1_sh_mask.h14682 #define SQ_IND_INDEX__INDEX__SHIFT 0x10 macro
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h2627 #define SQ_IND_INDEX__INDEX__SHIFT … macro
Dgc_9_1_sh_mask.h2475 #define SQ_IND_INDEX__INDEX__SHIFT … macro
Dgc_9_2_1_sh_mask.h2433 #define SQ_IND_INDEX__INDEX__SHIFT … macro
Dgc_10_3_0_sh_mask.h8435 #define SQ_IND_INDEX__INDEX__SHIFT … macro
Dgc_10_1_0_sh_mask.h8111 #define SQ_IND_INDEX__INDEX__SHIFT … macro