Home
last modified time | relevance | path

Searched refs:SQ_IND_INDEX__WAVE_ID__SHIFT (Results 1 – 14 of 14) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
Dgfx_v6_0.c2985 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
2997 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
Dgfx_v7_0.c4152 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
4164 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
Dgfx_v8_0.c5231 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
5243 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
Dgfx_v9_0.c2016 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
2028 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
Dgfx_v10_0.c4146 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
4156 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_sh_mask.h9017 #define SQ_IND_INDEX__WAVE_ID__SHIFT 0x00000000 macro
Dgfx_7_2_sh_mask.h12400 #define SQ_IND_INDEX__WAVE_ID__SHIFT 0x0 macro
Dgfx_8_0_sh_mask.h14270 #define SQ_IND_INDEX__WAVE_ID__SHIFT 0x0 macro
Dgfx_8_1_sh_mask.h14668 #define SQ_IND_INDEX__WAVE_ID__SHIFT 0x0 macro
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h2620 #define SQ_IND_INDEX__WAVE_ID__SHIFT … macro
Dgc_9_1_sh_mask.h2468 #define SQ_IND_INDEX__WAVE_ID__SHIFT … macro
Dgc_9_2_1_sh_mask.h2426 #define SQ_IND_INDEX__WAVE_ID__SHIFT … macro
Dgc_10_3_0_sh_mask.h8432 #define SQ_IND_INDEX__WAVE_ID__SHIFT … macro
Dgc_10_1_0_sh_mask.h8108 #define SQ_IND_INDEX__WAVE_ID__SHIFT … macro