Home
last modified time | relevance | path

Searched refs:SQ_SMEM_0__GLC_MASK (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_8_0_sh_mask.h15037 #define SQ_SMEM_0__GLC_MASK 0x10000 macro
Dgfx_8_1_sh_mask.h15435 #define SQ_SMEM_0__GLC_MASK 0x10000 macro
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h2890 #define SQ_SMEM_0__GLC_MASK … macro
Dgc_9_1_sh_mask.h2738 #define SQ_SMEM_0__GLC_MASK … macro
Dgc_9_2_1_sh_mask.h2696 #define SQ_SMEM_0__GLC_MASK … macro