Home
last modified time | relevance | path

Searched refs:UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT (Results 1 – 16 of 16) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h420 #define UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT macro
Duvd_4_0_sh_mask.h35 #define UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT 0x00000006 macro
Duvd_4_2_sh_mask.h226 #define UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT 0x6 macro
Duvd_3_1_sh_mask.h226 #define UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT 0x6 macro
Duvd_5_0_sh_mask.h248 #define UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT 0x6 macro
Duvd_6_0_sh_mask.h250 #define UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT 0x6 macro
/drivers/gpu/drm/amd/amdgpu/
Dvcn_v1_0.c477 data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT; in vcn_v1_0_disable_clock_gating()
601 data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT; in vcn_v1_0_enable_clock_gating()
662 reg_data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT; in vcn_v1_0_clock_gating_dpg_mode()
Duvd_v3_1.c213 (4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT); in uvd_v3_1_set_dcm()
Duvd_v4_2.c611 (4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT); in uvd_v4_2_set_dcm()
Dvcn_v2_5.c566 data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT; in vcn_v2_5_disable_clock_gating()
672 reg_data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT; in vcn_v2_5_clock_gating_dpg_mode()
731 data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT; in vcn_v2_5_enable_clock_gating()
Dvcn_v2_0.c502 data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT; in vcn_v2_0_disable_clock_gating()
604 reg_data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT; in vcn_v2_0_clock_gating_dpg_mode()
663 data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT; in vcn_v2_0_enable_clock_gating()
Dvcn_v3_0.c663 data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT; in vcn_v3_0_disable_clock_gating()
791 reg_data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT; in vcn_v3_0_clock_gating_dpg_mode()
847 data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT; in vcn_v3_0_enable_clock_gating()
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h913 #define UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT macro
Dvcn_2_5_sh_mask.h1981 #define UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT macro
Dvcn_2_0_0_sh_mask.h1931 #define UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT macro
Dvcn_3_0_0_sh_mask.h2711 #define UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT macro