Home
last modified time | relevance | path

Searched refs:UVD_CGC_GATE__SCPU_MASK (Results 1 – 13 of 13) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
Duvd_v6_0.c642 UVD_CGC_GATE__SCPU_MASK;
675 UVD_CGC_GATE__SCPU_MASK);
1291 UVD_CGC_GATE__SCPU_MASK | in uvd_v6_0_enable_clock_gating()
1379 UVD_CGC_GATE__SCPU_MASK |
Duvd_v5_0.c631 UVD_CGC_GATE__SCPU_MASK); in uvd_v5_0_enable_clock_gating()
718 UVD_CGC_GATE__SCPU_MASK;
Duvd_v7_0.c1661 UVD_CGC_GATE__SCPU_MASK |
Dvcn_v1_0.c500 | UVD_CGC_GATE__SCPU_MASK); in vcn_v1_0_disable_clock_gating()
Dvcn_v2_0.c525 | UVD_CGC_GATE__SCPU_MASK); in vcn_v2_0_disable_clock_gating()
/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h416 #define UVD_CGC_GATE__SCPU_MASK macro
Duvd_4_0_sh_mask.h98 #define UVD_CGC_GATE__SCPU_MASK 0x00080000L macro
Duvd_4_2_sh_mask.h161 #define UVD_CGC_GATE__SCPU_MASK 0x80000 macro
Duvd_3_1_sh_mask.h161 #define UVD_CGC_GATE__SCPU_MASK 0x80000 macro
Duvd_5_0_sh_mask.h173 #define UVD_CGC_GATE__SCPU_MASK 0x80000 macro
Duvd_6_0_sh_mask.h175 #define UVD_CGC_GATE__SCPU_MASK 0x80000 macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h844 #define UVD_CGC_GATE__SCPU_MASK macro
Dvcn_2_0_0_sh_mask.h1863 #define UVD_CGC_GATE__SCPU_MASK macro