Home
last modified time | relevance | path

Searched refs:UVD_CGC_MEM_CTRL__MPC_LS_EN_MASK (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_4_0_sh_mask.h128 #define UVD_CGC_MEM_CTRL__MPC_LS_EN_MASK 0x00000002L macro
Duvd_4_2_sh_mask.h687 #define UVD_CGC_MEM_CTRL__MPC_LS_EN_MASK 0x2 macro
Duvd_3_1_sh_mask.h681 #define UVD_CGC_MEM_CTRL__MPC_LS_EN_MASK 0x2 macro
Duvd_5_0_sh_mask.h857 #define UVD_CGC_MEM_CTRL__MPC_LS_EN_MASK 0x2 macro
Duvd_6_0_sh_mask.h847 #define UVD_CGC_MEM_CTRL__MPC_LS_EN_MASK 0x2 macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_3_0_0_sh_mask.h4850 #define UVD_CGC_MEM_CTRL__MPC_LS_EN_MASK macro