Home
last modified time | relevance | path

Searched refs:UVD_CGC_UDEC_STATUS__CM_DCLK_MASK (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_4_0_sh_mask.h208 #define UVD_CGC_UDEC_STATUS__CM_DCLK_MASK 0x00000010L macro
Duvd_4_2_sh_mask.h275 #define UVD_CGC_UDEC_STATUS__CM_DCLK_MASK 0x10 macro
Duvd_3_1_sh_mask.h275 #define UVD_CGC_UDEC_STATUS__CM_DCLK_MASK 0x10 macro
Duvd_5_0_sh_mask.h299 #define UVD_CGC_UDEC_STATUS__CM_DCLK_MASK 0x10 macro
Duvd_6_0_sh_mask.h301 #define UVD_CGC_UDEC_STATUS__CM_DCLK_MASK 0x10 macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_2_5_sh_mask.h2045 #define UVD_CGC_UDEC_STATUS__CM_DCLK_MASK … macro
Dvcn_2_0_0_sh_mask.h1997 #define UVD_CGC_UDEC_STATUS__CM_DCLK_MASK … macro
Dvcn_3_0_0_sh_mask.h2775 #define UVD_CGC_UDEC_STATUS__CM_DCLK_MASK … macro