Home
last modified time | relevance | path

Searched refs:UVD_CGC_UDEC_STATUS__CM_DCLK__SHIFT (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_4_0_sh_mask.h209 #define UVD_CGC_UDEC_STATUS__CM_DCLK__SHIFT 0x00000004 macro
Duvd_4_2_sh_mask.h276 #define UVD_CGC_UDEC_STATUS__CM_DCLK__SHIFT 0x4 macro
Duvd_3_1_sh_mask.h276 #define UVD_CGC_UDEC_STATUS__CM_DCLK__SHIFT 0x4 macro
Duvd_5_0_sh_mask.h300 #define UVD_CGC_UDEC_STATUS__CM_DCLK__SHIFT 0x4 macro
Duvd_6_0_sh_mask.h302 #define UVD_CGC_UDEC_STATUS__CM_DCLK__SHIFT 0x4 macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_2_5_sh_mask.h2030 #define UVD_CGC_UDEC_STATUS__CM_DCLK__SHIFT … macro
Dvcn_2_0_0_sh_mask.h1982 #define UVD_CGC_UDEC_STATUS__CM_DCLK__SHIFT … macro
Dvcn_3_0_0_sh_mask.h2760 #define UVD_CGC_UDEC_STATUS__CM_DCLK__SHIFT … macro