Home
last modified time | relevance | path

Searched refs:UVD_CGC_UDEC_STATUS__CM_SCLK__SHIFT (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_4_0_sh_mask.h211 #define UVD_CGC_UDEC_STATUS__CM_SCLK__SHIFT 0x00000003 macro
Duvd_4_2_sh_mask.h274 #define UVD_CGC_UDEC_STATUS__CM_SCLK__SHIFT 0x3 macro
Duvd_3_1_sh_mask.h274 #define UVD_CGC_UDEC_STATUS__CM_SCLK__SHIFT 0x3 macro
Duvd_5_0_sh_mask.h298 #define UVD_CGC_UDEC_STATUS__CM_SCLK__SHIFT 0x3 macro
Duvd_6_0_sh_mask.h300 #define UVD_CGC_UDEC_STATUS__CM_SCLK__SHIFT 0x3 macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_2_5_sh_mask.h2029 #define UVD_CGC_UDEC_STATUS__CM_SCLK__SHIFT … macro
Dvcn_2_0_0_sh_mask.h1981 #define UVD_CGC_UDEC_STATUS__CM_SCLK__SHIFT … macro
Dvcn_3_0_0_sh_mask.h2759 #define UVD_CGC_UDEC_STATUS__CM_SCLK__SHIFT … macro