Home
last modified time | relevance | path

Searched refs:UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS__SHIFT (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h472 #define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS__SHIFT … macro
Duvd_4_0_sh_mask.h297 #define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS__SHIFT 0x00000007 macro
Duvd_4_2_sh_mask.h308 #define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS__SHIFT 0x7 macro
Duvd_3_1_sh_mask.h308 #define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS__SHIFT 0x7 macro
Duvd_5_0_sh_mask.h340 #define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS__SHIFT 0x7 macro
Duvd_6_0_sh_mask.h342 #define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS__SHIFT 0x7 macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h989 #define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS__SHIFT … macro
Dvcn_2_5_sh_mask.h3292 #define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS__SHIFT … macro
Dvcn_2_0_0_sh_mask.h2054 #define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS__SHIFT … macro
Dvcn_3_0_0_sh_mask.h4604 #define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS__SHIFT … macro