Home
last modified time | relevance | path

Searched refs:UVD_MASTINT_EN__VCPU_EN__SHIFT (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h486 #define UVD_MASTINT_EN__VCPU_EN__SHIFT macro
Duvd_4_0_sh_mask.h427 #define UVD_MASTINT_EN__VCPU_EN__SHIFT 0x00000001 macro
Duvd_4_2_sh_mask.h328 #define UVD_MASTINT_EN__VCPU_EN__SHIFT 0x1 macro
Duvd_3_1_sh_mask.h324 #define UVD_MASTINT_EN__VCPU_EN__SHIFT 0x1 macro
Duvd_5_0_sh_mask.h360 #define UVD_MASTINT_EN__VCPU_EN__SHIFT 0x1 macro
Duvd_6_0_sh_mask.h362 #define UVD_MASTINT_EN__VCPU_EN__SHIFT 0x1 macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h1005 #define UVD_MASTINT_EN__VCPU_EN__SHIFT macro
Dvcn_2_5_sh_mask.h2338 #define UVD_MASTINT_EN__VCPU_EN__SHIFT macro
Dvcn_2_0_0_sh_mask.h2085 #define UVD_MASTINT_EN__VCPU_EN__SHIFT macro
Dvcn_3_0_0_sh_mask.h3261 #define UVD_MASTINT_EN__VCPU_EN__SHIFT macro