Home
last modified time | relevance | path

Searched refs:UVD_UDEC_DBW_ADDR_CONFIG__NUM_GPUS_MASK (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h200 #define UVD_UDEC_DBW_ADDR_CONFIG__NUM_GPUS_MASK … macro
Duvd_4_0_sh_mask.h734 #define UVD_UDEC_DBW_ADDR_CONFIG__NUM_GPUS_MASK 0x00700000L macro
Duvd_4_2_sh_mask.h101 #define UVD_UDEC_DBW_ADDR_CONFIG__NUM_GPUS_MASK 0x700000 macro
Duvd_3_1_sh_mask.h101 #define UVD_UDEC_DBW_ADDR_CONFIG__NUM_GPUS_MASK 0x700000 macro
Duvd_5_0_sh_mask.h101 #define UVD_UDEC_DBW_ADDR_CONFIG__NUM_GPUS_MASK 0x700000 macro
Duvd_6_0_sh_mask.h101 #define UVD_UDEC_DBW_ADDR_CONFIG__NUM_GPUS_MASK 0x700000 macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h422 #define UVD_UDEC_DBW_ADDR_CONFIG__NUM_GPUS_MASK … macro