| /drivers/clk/tegra/ |
| D | clk.h | 646 #define TEGRA_CLK_PERIPH(_mux_shift, _mux_mask, _mux_flags, \ argument
653 .shift = _mux_shift, \
690 _mux_shift, _mux_mask, _mux_flags, _div_shift, \ argument
699 .periph = TEGRA_CLK_PERIPH(_mux_shift, _mux_mask, \
711 _mux_shift, _mux_width, _mux_flags, _div_shift, \ argument
715 _mux_shift, BIT(_mux_width) - 1, _mux_flags, \
|
| D | clk-tegra20.c | 148 _mux_shift, _mux_width, _clk_num, \ argument
151 _mux_shift, _mux_width, 0, 0, 0, 0, 0, \
|
| D | clk-tegra-periph.c | 222 _mux_shift, _mux_mask, _clk_num, \ argument
225 _mux_shift, _mux_mask, 0, 0, 0, 0, 0,\
|
| D | clk-tegra30.c | 175 _mux_shift, _mux_width, _clk_num, \ argument
178 _mux_shift, _mux_width, 0, 0, 0, 0, 0,\
|
| D | clk-tegra124.c | 104 _mux_shift, _mux_mask, _clk_num, \ argument
107 _mux_shift, _mux_mask, 0, 0, 0, 0, 0,\
|
| /drivers/clk/ |
| D | clk-stm32h7.c | 567 #define M_MCLOCF(_name, _parents, _mux_offset, _mux_shift, _mux_width, _flags)\ argument
573 .shift = _mux_shift,\
578 #define M_MCLOC(_name, _parents, _mux_offset, _mux_shift, _mux_width)\ argument
579 M_MCLOCF(_name, _parents, _mux_offset, _mux_shift, _mux_width, 0)\
1065 _mux_offset, _mux_shift, _mux_width,\ argument
1070 .mux = &(struct muxdiv_cfg) {_mux_offset, _mux_shift, _mux_width },\
1077 #define KER_CLK(_gate_offset, _bit_idx, _mux_offset, _mux_shift, _mux_width,\ argument
1079 KER_CLKF(_gate_offset, _bit_idx, _mux_offset, _mux_shift, _mux_width,\
1178 #define M_MCO_F(_name, _parents, _mux_offset, _mux_shift, _mux_width,\ argument
1182 .mux = &(struct muxdiv_cfg) {_mux_offset, _mux_shift, _mux_width },\
|
| D | clk-bm1880.c | 161 _mux_reg, _mux_shift, _flags) { \ argument
170 .mux_shift = _mux_shift, \
|