Home
last modified time | relevance | path

Searched refs:asy (Results 1 – 14 of 14) sorted by relevance

/drivers/gpu/drm/nouveau/nvkm/engine/disp/
Dnv50.c202 struct nvkm_outp *outp = ior->asy.outp; in nv50_disp_super_ied_on()
220 if (ior->asy.proto == LVDS) { in nv50_disp_super_ied_on()
221 if (head->asy.or.depth == 24) in nv50_disp_super_ied_on()
224 if (ior->asy.link == 3) in nv50_disp_super_ied_on()
228 data = nvbios_ocfg_match(bios, data, ior->asy.proto_evo, flags, in nv50_disp_super_ied_on()
232 ior->asy.proto_evo, flags); in nv50_disp_super_ied_on()
240 id, ior->asy.proto_evo, flags, khz); in nv50_disp_super_ied_on()
247 init.link = ior->asy.link; in nv50_disp_super_ied_on()
282 if (ior->asy.head & (1 << head->id)) { in nv50_disp_super_ior_asy()
317 nv50_disp_super_ied_on(head, ior, 1, head->asy.hz / 1000); in nv50_disp_super_3_0()
[all …]
Doutp.c39 if ((outp = ior->arm.outp) && ior->arm.outp != ior->asy.outp) { in nvkm_outp_route()
48 if ((outp = ior->asy.outp)) { in nvkm_outp_route()
50 if (ior->asy.outp != ior->arm.outp) { in nvkm_outp_route()
53 ior->arm.outp = ior->asy.outp; in nvkm_outp_route()
99 outp->ior->asy.outp = NULL; in nvkm_outp_release()
109 outp->ior->asy.outp = outp; in nvkm_outp_acquire_ior()
110 outp->ior->asy.link = outp->info.sorconf.link; in nvkm_outp_acquire_ior()
124 !ior->asy.outp && ior->type == type && !ior->arm.outp && in nvkm_outp_acquire_hda()
134 !ior->asy.outp && ior->type == type && in nvkm_outp_acquire_hda()
172 if (!ior->identity && !ior->asy.outp && ior->arm.outp == outp) { in nvkm_outp_acquire()
Dsorgf119.c124 u32 div1 = sor->asy.link == 3; in gf119_sor_clock()
125 u32 div2 = sor->asy.link == 3; in gf119_sor_clock()
126 if (sor->asy.proto == TMDS) { in gf119_sor_clock()
139 const u32 coff = (state == &sor->asy) * 0x20000 + sor->id * 0x20; in gf119_sor_state()
Ddp.c256 init.link = ior->asy.link; in nvkm_dp_train_links()
297 init.link = dp->outp.ior->asy.link; in nvkm_dp_train_fini()
309 init.link = dp->outp.ior->asy.link; in nvkm_dp_train_init()
315 init.link = dp->outp.ior->asy.link; in nvkm_dp_train_init()
323 init.link = dp->outp.ior->asy.link; in nvkm_dp_train_init()
462 if (ior->asy.head & (1 << head->id)) { in nvkm_dp_acquire()
463 u32 khz = (head->asy.hz >> ior->asy.rgdiv) / 1000; in nvkm_dp_acquire()
464 datakbps += khz * head->asy.or.depth; in nvkm_dp_acquire()
Dpiornv50.c78 if (state->head && state == &ior->asy) { in nv50_pior_depth()
82 struct nvkm_head_state *state = &head->asy; in nv50_pior_depth()
Dior.h35 } arm, asy; member
114 return nv50_ior_base(ior) + ((ior->asy.link == 2) * 0x80); in nv50_sor_link()
Dsorgm107.c32 if (sor->asy.link & 1) in gm107_sor_dp_pattern()
Ddacgf119.c36 const u32 coff = (state == &dac->asy) * 0x20000 + dac->id * 0x20; in gf119_dac_state()
Dhead.h28 } arm, asy; member
Dsornv50.c32 const int div = sor->asy.link == 3; in nv50_sor_clock()
Dheadgf119.c53 const u32 hoff = (state == &head->asy) * 0x20000 + head->id * 0x300; in gf119_head_state()
Dsorgm200.c54 u32 link = ior ? (ior->asy.link == 2) : 0; in gm200_sor_route_set()
Dsorg94.c127 if (sor->asy.proto == TMDS) { in g94_sor_war_needed()
Drootnv50.c105 args->v0.link = outp->ior->asy.link; in nv50_disp_root_mthd_()