Home
last modified time | relevance | path

Searched refs:blend_cfg (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/msm/disp/mdp5/
Dmdp5_ctl.c253 u32 blend_cfg; in mdp5_ctl_set_cursor() local
269 blend_cfg = ctl_read(ctl, REG_MDP5_CTL_LAYER_REG(ctl->id, mixer->lm)); in mdp5_ctl_set_cursor()
272 blend_cfg |= MDP5_CTL_LAYER_REG_CURSOR_OUT; in mdp5_ctl_set_cursor()
274 blend_cfg &= ~MDP5_CTL_LAYER_REG_CURSOR_OUT; in mdp5_ctl_set_cursor()
276 ctl_write(ctl, REG_MDP5_CTL_LAYER_REG(ctl->id, mixer->lm), blend_cfg); in mdp5_ctl_set_cursor()
355 u32 blend_cfg = 0, blend_ext_cfg = 0; in mdp5_ctl_blend() local
363 blend_cfg |= MDP5_CTL_LAYER_REG_BORDER_COLOR; in mdp5_ctl_blend()
371 blend_cfg |= in mdp5_ctl_blend()
389 blend_cfg |= MDP5_CTL_LAYER_REG_CURSOR_OUT; in mdp5_ctl_blend()
391 ctl_write(ctl, REG_MDP5_CTL_LAYER_REG(ctl->id, mixer->lm), blend_cfg); in mdp5_ctl_blend()
[all …]
/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_util.h120 u32 blend_cfg; member
280 uint32_t blend_cfg; member
Ddpu_hw_util.c222 op_mode |= (scaler3_cfg->blend_cfg & 1) << 31; in dpu_hw_setup_scaler3()
Ddpu_plane.c590 scale_cfg->blend_cfg = 1; in _dpu_plane_setup_scaler3()