Home
last modified time | relevance | path

Searched refs:changing (Results 1 – 13 of 13) sorted by relevance

/drivers/memory/samsung/
DKconfig19 DMC and DRAM. It also supports changing timings of DRAM running with
/drivers/ntb/hw/idt/
DKconfig12 by BIOS using slave-SMBus interface changing corresponding registers
/drivers/cpufreq/
DKconfig.arm148 necessary for changing the frequency of the CPUs. Firmware loaded
215 S3C2450 SoC. The S3C2416 supports changing the rate of the
DKconfig.x86243 tristate "nVidia nForce2 FSB changing"
246 This adds the CPUFreq driver for FSB changing on nVidia nForce2
DKconfig349 which are capable of changing the CPU's frequency dynamically.
/drivers/net/wireless/ath/ath9k/
DKconfig67 Also required for changing debug message flags at run time and for
/drivers/gpio/
DTODO70 changing boardfiles, etc.
/drivers/scsi/
Dscsi_debug.c1785 bool changing; in resp_start_stop() local
1815 changing = (stopped_state != want_stop); in resp_start_stop()
1816 if (changing) in resp_start_stop()
1818 if (!changing || (cmd[1] & 0x1)) /* state unchanged or IMMED bit set in cdb */ in resp_start_stop()
DKconfig864 changing the parallel port control register and good data being
866 forces a small delay (1.0 usec to be exact) after changing the
/drivers/md/
DKconfig348 adaptability in the face of changing workloads.
/drivers/infiniband/hw/hfi1/
Dchip.c11463 u8 changing[OPA_MAX_VLS]; in set_buffer_control() local
11502 memset(changing, 0, sizeof(changing)); in set_buffer_control()
11523 changing[i] = 1; in set_buffer_control()
11554 if (changing[i]) { in set_buffer_control()
/drivers/scsi/aic7xxx/
Daic7xxx.seq1345 * initiator before changing phase. We only need to
1998 * Change to a new phase. If we are changing the state of the I/O signal,
Daic79xx.seq1755 * initiator before changing phase. We only need to
1984 * another packet without changing contexts, implying we are