Home
last modified time | relevance | path

Searched refs:cpup_state_change_enable (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/amd/display/dc/calcs/
Ddce_calcs.c1346 data->cpup_state_change_enable = bw_def_yes; in calculate_bandwidth()
1355 data->cpup_state_change_enable = bw_def_no; in calculate_bandwidth()
1540 …8)), bw_int_to_fixed(data->number_of_dram_channels))) && (data->cpup_state_change_enable == bw_def… in calculate_bandwidth()
1546 …8)), bw_int_to_fixed(data->number_of_dram_channels))) && (data->cpup_state_change_enable == bw_def… in calculate_bandwidth()
1583 …&& bw_ltn(data->required_sclk, sclk[s_low]) && (data->cpup_state_change_enable == bw_def_no || (bw… in calculate_bandwidth()
1589 …&& bw_ltn(data->required_sclk, sclk[s_mid1]) && (data->cpup_state_change_enable == bw_def_no || (b… in calculate_bandwidth()
1595 …&& bw_ltn(data->required_sclk, sclk[s_mid2]) && (data->cpup_state_change_enable == bw_def_no || (b… in calculate_bandwidth()
1601 …&& bw_ltn(data->required_sclk, sclk[s_mid3]) && (data->cpup_state_change_enable == bw_def_no || (b… in calculate_bandwidth()
1607 …&& bw_ltn(data->required_sclk, sclk[s_mid4]) && (data->cpup_state_change_enable == bw_def_no || (b… in calculate_bandwidth()
1613 …&& bw_ltn(data->required_sclk, sclk[s_mid5]) && (data->cpup_state_change_enable == bw_def_no || (b… in calculate_bandwidth()
[all …]
Dcalcs_logger.h202 DC_LOG_BANDWIDTH_CALCS(" [bool] cpup_state_change_enable: %d", data->cpup_state_change_enable); in print_bw_calcs_data()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/
Ddce110_clk_mgr.c189 context->bw_ctx.bw.dce.cpup_state_change_enable == false; in dce11_pplib_apply_display_requirements()
/drivers/gpu/drm/amd/display/dc/inc/
Dcore_types.h354 bool cpup_state_change_enable; member
Ddce_calcs.h251 bool cpup_state_change_enable; member
/drivers/gpu/drm/amd/display/dc/dce/
Ddce_clk_mgr.c621 context->bw_ctx.bw.dce.cpup_state_change_enable == false; in dce11_pplib_apply_display_requirements()
/drivers/gpu/drm/amd/display/dc/dce112/
Ddce112_resource.c950 context->bw_ctx.bw.dce.cpup_state_change_enable, in dce112_validate_bandwidth()
/drivers/gpu/drm/amd/display/dc/dce110/
Ddce110_resource.c1032 context->bw_ctx.bw.dce.cpup_state_change_enable, in dce110_validate_bandwidth()