Home
last modified time | relevance | path

Searched refs:ctlreg (Results 1 – 3 of 3) sorted by relevance

/drivers/mtd/nand/raw/
Dr852.c324 dev->ctlreg &= ~(R852_CTL_DATA | R852_CTL_COMMAND | in r852_cmdctl()
328 dev->ctlreg |= R852_CTL_DATA; in r852_cmdctl()
331 dev->ctlreg |= R852_CTL_COMMAND; in r852_cmdctl()
334 dev->ctlreg |= (R852_CTL_CARDENABLE | R852_CTL_ON); in r852_cmdctl()
336 dev->ctlreg &= ~R852_CTL_WRITE; in r852_cmdctl()
340 dev->ctlreg |= R852_CTL_WRITE; in r852_cmdctl()
342 r852_write_reg(dev, R852_CTL, dev->ctlreg); in r852_cmdctl()
347 if (dat == NAND_CMD_SEQIN && (dev->ctlreg & R852_CTL_COMMAND)) { in r852_cmdctl()
348 dev->ctlreg |= R852_CTL_WRITE; in r852_cmdctl()
349 r852_write_reg(dev, R852_CTL, dev->ctlreg); in r852_cmdctl()
[all …]
Dr852.h142 uint8_t ctlreg; /* cached contents of control reg */ member
/drivers/misc/lis3lv02d/
Dlis3lv02d.c266 u8 ctlreg, reg; in lis3lv02d_selftest() local
290 ctlreg = CTRL_REG4; in lis3lv02d_selftest()
293 ctlreg = CTRL_REG1; in lis3lv02d_selftest()
300 lis3->read(lis3, ctlreg, &reg); in lis3lv02d_selftest()
301 lis3->write(lis3, ctlreg, (reg | selftest)); in lis3lv02d_selftest()
312 lis3->write(lis3, ctlreg, reg); in lis3lv02d_selftest()