Home
last modified time | relevance | path

Searched refs:cur0_src_width (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dml/
Ddml1_display_rq_dlg_calc.c1126 unsigned int cur0_src_width; in dml1_rq_dlg_get_dlg_params() local
1828 cur0_src_width = e2e_pipe_param.pipe.src.cur0_src_width; /* cursor source width */ in dml1_rq_dlg_get_dlg_params()
1836 ASSERT(cur0_src_width <= 256); in dml1_rq_dlg_get_dlg_params()
1838 if (cur0_src_width > 0) { in dml1_rq_dlg_get_dlg_params()
1846 if (cur0_src_width >= 1 && cur0_src_width <= 16) in dml1_rq_dlg_get_dlg_params()
1848 else if (cur0_src_width >= 17 && cur0_src_width <= 31) in dml1_rq_dlg_get_dlg_params()
1855 cur0_width_ub = dml_ceil((double) cur0_src_width / (double) cur0_req_width, 1) in dml1_rq_dlg_get_dlg_params()
1858 …hactive_cur0 = (double) cur0_src_width / hratios_cur0; /* TODO: oswin to think about what to do fo… in dml1_rq_dlg_get_dlg_params()
1865 * (double) cur0_src_width / hscale_pixel_rate_l in dml1_rq_dlg_get_dlg_params()
1878 * (double) cur0_src_width / hscale_pixel_rate_l in dml1_rq_dlg_get_dlg_params()
Ddisplay_mode_structs.h262 unsigned int cur0_src_width; member
Ddisplay_mode_lib.c172 dml_print("DML PARAMS: cur0_src_width = %d\n", pipe_src->cur0_src_width); in dml_log_pipe_params()
Ddisplay_mode_vba.c566 src->cur0_src_width; in fetch_pipe_params()
567 if (src->cur0_src_width > 0) in fetch_pipe_params()
/drivers/gpu/drm/amd/display/dc/dml/dcn20/
Ddisplay_rq_dlg_calc_20.c1373 src->cur0_src_width, in dml20_rq_dlg_get_dlg_params()
Ddisplay_rq_dlg_calc_20v2.c1374 src->cur0_src_width, in dml20v2_rq_dlg_get_dlg_params()
/drivers/gpu/drm/amd/display/dc/dml/dcn21/
Ddisplay_rq_dlg_calc_21.c1442 src->cur0_src_width, in dml_rq_dlg_get_dlg_params()
/drivers/gpu/drm/amd/display/dc/dml/dcn30/
Ddisplay_rq_dlg_calc_30.c1630 src->cur0_src_width, in dml_rq_dlg_get_dlg_params()
/drivers/gpu/drm/amd/display/dc/calcs/
Ddcn_calcs.c344 input->src.cur0_src_width = 128; /* TODO: Cursor calcs, not curently stored */ in pipe_ctx_to_e2e_pipe_params()
/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_resource.c2223 pipes[pipe_cnt].pipe.src.cur0_src_width = 256;