Searched refs:dwbc_mask (Results 1 – 8 of 8) sorted by relevance
| /drivers/gpu/drm/amd/display/dc/dcn30/ |
| D | dcn30_dwb_cm.c | 44 dwbc30->dwbc_shift->field_name, dwbc30->dwbc_mask->field_name
53 reg->masks.field_region_start_base = dwbc30->dwbc_mask->DWB_OGAM_RAMA_EXP_REGION_START_BASE_B; in dwb3_get_reg_field_ogam()
55 reg->masks.field_offset = dwbc30->dwbc_mask->DWB_OGAM_RAMA_OFFSET_B; in dwb3_get_reg_field_ogam()
58 reg->masks.exp_region0_lut_offset = dwbc30->dwbc_mask->DWB_OGAM_RAMA_EXP_REGION0_LUT_OFFSET; in dwb3_get_reg_field_ogam()
60 reg->masks.exp_region0_num_segments = dwbc30->dwbc_mask->DWB_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS; in dwb3_get_reg_field_ogam()
62 reg->masks.exp_region1_lut_offset = dwbc30->dwbc_mask->DWB_OGAM_RAMA_EXP_REGION1_LUT_OFFSET; in dwb3_get_reg_field_ogam()
64 reg->masks.exp_region1_num_segments = dwbc30->dwbc_mask->DWB_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS; in dwb3_get_reg_field_ogam()
67 reg->masks.field_region_end = dwbc30->dwbc_mask->DWB_OGAM_RAMA_EXP_REGION_END_B; in dwb3_get_reg_field_ogam()
69 reg->masks.field_region_end_slope = dwbc30->dwbc_mask->DWB_OGAM_RAMA_EXP_REGION_END_SLOPE_B; in dwb3_get_reg_field_ogam()
71 reg->masks.field_region_end_base = dwbc30->dwbc_mask->DWB_OGAM_RAMA_EXP_REGION_END_BASE_B; in dwb3_get_reg_field_ogam()
[all …]
|
| D | dcn30_dwb.c | 41 dwbc30->dwbc_shift->field_name, dwbc30->dwbc_mask->field_name
240 const struct dcn30_dwbc_mask *dwbc_mask, in dcn30_dwbc_construct() argument
250 dwbc30->dwbc_mask = dwbc_mask; in dcn30_dwbc_construct()
|
| D | dcn30_dwb.h | 879 const struct dcn30_dwbc_mask *dwbc_mask; member
886 const struct dcn30_dwbc_mask *dwbc_mask,
|
| /drivers/gpu/drm/amd/display/dc/dcn10/ |
| D | dcn10_dwb.c | 42 dwbc10->dwbc_shift->field_name, dwbc10->dwbc_mask->field_name
120 const struct dcn10_dwbc_mask *dwbc_mask, in dcn10_dwbc_construct() argument
130 dwbc10->dwbc_mask = dwbc_mask; in dcn10_dwbc_construct()
|
| D | dcn10_dwb.h | 259 const struct dcn10_dwbc_mask *dwbc_mask; member
266 const struct dcn10_dwbc_mask *dwbc_mask,
|
| /drivers/gpu/drm/amd/display/dc/dcn20/ |
| D | dcn20_dwb.c | 43 dwbc20->dwbc_shift->field_name, dwbc20->dwbc_mask->field_name
320 const struct dcn20_dwbc_mask *dwbc_mask, in dcn20_dwbc_construct() argument
330 dwbc20->dwbc_mask = dwbc_mask; in dcn20_dwbc_construct()
|
| D | dcn20_dwb.h | 419 const struct dcn20_dwbc_mask *dwbc_mask; member
426 const struct dcn20_dwbc_mask *dwbc_mask,
|
| D | dcn20_dwb_scl.c | 44 dwbc20->dwbc_shift->field_name, dwbc20->dwbc_mask->field_name
|