| /drivers/gpu/drm/amd/display/dmub/src/ |
| D | dmub_dcn20.c | 59 uint64_t *fb_offset) in dmub_dcn20_get_fb_base_offset() argument
63 if (dmub->fb_base || dmub->fb_offset) { in dmub_dcn20_get_fb_base_offset()
65 *fb_offset = dmub->fb_offset; in dmub_dcn20_get_fb_base_offset()
73 *fb_offset = (uint64_t)tmp << 24; in dmub_dcn20_get_fb_base_offset()
78 uint64_t fb_offset, in dmub_dcn20_translate_addr() argument
81 addr_out->quad_part = addr_in->quad_part - fb_base + fb_offset; in dmub_dcn20_translate_addr()
147 uint64_t fb_base, fb_offset; in dmub_dcn20_backdoor_load() local
149 dmub_dcn20_get_fb_base_offset(dmub, &fb_base, &fb_offset); in dmub_dcn20_backdoor_load()
155 dmub_dcn20_translate_addr(&cw0->offset, fb_base, fb_offset, &offset); in dmub_dcn20_backdoor_load()
164 dmub_dcn20_translate_addr(&cw1->offset, fb_base, fb_offset, &offset); in dmub_dcn20_backdoor_load()
[all …]
|
| D | dmub_dcn30.c | 58 uint64_t *fb_offset) in dmub_dcn30_get_fb_base_offset() argument
62 if (dmub->fb_base || dmub->fb_offset) { in dmub_dcn30_get_fb_base_offset()
64 *fb_offset = dmub->fb_offset; in dmub_dcn30_get_fb_base_offset()
72 *fb_offset = (uint64_t)tmp << 24; in dmub_dcn30_get_fb_base_offset()
77 uint64_t fb_offset, in dmub_dcn30_translate_addr() argument
80 addr_out->quad_part = addr_in->quad_part - fb_base + fb_offset; in dmub_dcn30_translate_addr()
88 uint64_t fb_base, fb_offset; in dmub_dcn30_backdoor_load() local
90 dmub_dcn30_get_fb_base_offset(dmub, &fb_base, &fb_offset); in dmub_dcn30_backdoor_load()
96 dmub_dcn30_translate_addr(&cw0->offset, fb_base, fb_offset, &offset); in dmub_dcn30_backdoor_load()
105 dmub_dcn30_translate_addr(&cw1->offset, fb_base, fb_offset, &offset); in dmub_dcn30_backdoor_load()
|
| D | dmub_srv.c | 411 dmub->fb_offset = params->fb_offset; in dmub_srv_hw_init()
|
| /drivers/gpu/drm/mga/ |
| D | mga_ioc32.c | 51 u32 fb_offset; member
71 offsetof(drm_mga_init_t, fb_offset) - in compat_mga_init()
73 init.fb_offset = init32.fb_offset; in compat_mga_init()
|
| /drivers/gpu/drm/r128/ |
| D | r128_ioc32.c | 55 unsigned int fb_offset; member
88 init.fb_offset = init32.fb_offset; in compat_r128_init()
|
| /drivers/gpu/drm/vboxvideo/ |
| D | vbox_mode.c | 54 vbox_crtc->fb_offset / pitch < 0xffff - crtc->y && in vbox_do_modeset()
55 vbox_crtc->fb_offset % (bpp / 8) == 0) { in vbox_do_modeset()
62 vbox_crtc->fb_offset % pitch / bpp * 8 + vbox_crtc->x); in vbox_do_modeset()
64 vbox_crtc->fb_offset / pitch + vbox_crtc->y); in vbox_do_modeset()
100 p->view_offset = vbox_crtc->fb_offset; in vbox_set_view()
101 p->view_size = vbox->available_vram_size - vbox_crtc->fb_offset + in vbox_set_view()
103 p->max_screen_size = vbox->available_vram_size - vbox_crtc->fb_offset; in vbox_set_view()
190 vbox_crtc->fb_offset = drm_gem_vram_offset(gbo); in vbox_crtc_set_base_and_mode()
|
| D | vbox_drv.h | 97 u32 fb_offset; member
|
| /drivers/gpu/drm/amd/display/dmub/ |
| D | dmub_srv.h | 315 uint64_t fb_offset; member
347 uint64_t fb_offset; member
|
| /drivers/gpu/drm/amd/display/dc/dcn21/ |
| D | dcn21_hwseq.c | 72 config.system_aperture.fb_offset = pa_config->system_aperture.fb_offset; in dcn21_init_sys_ctx()
|
| D | dcn21_hubbub.c | 116 FB_OFFSET, pa_config->system_aperture.fb_offset >> 24); in hubbub21_init_dchub()
|
| /drivers/video/fbdev/ |
| D | platinumfb.h | 60 int fb_offset; member
|
| D | platinumfb.c | 140 info->screen_base = pinfo->frame_buffer + init->fb_offset + offset; in platinumfb_set_par()
142 info->fix.smem_start = (pinfo->frame_buffer_phys) + init->fb_offset + offset; in platinumfb_set_par()
287 out_be32(&platinum_regs->reg[16].r, (unsigned) pinfo->frame_buffer_phys+init->fb_offset+0x10); in platinum_set_hardware()
|
| D | ps3fb.c | 133 unsigned int fb_offset; /* start of actual DDR fb */ member
497 ddr_base + par->fb_offset, xdr_base + par->pan_offset, in ps3fb_sync()
639 par->fb_offset = GPU_ALIGN_UP(offset); in ps3fb_set_par()
640 par->full_offset = par->fb_offset - offset; in ps3fb_set_par()
|
| D | au1200fb.c | 705 uint32 winctrl0, winctrl1, winenable, fb_offset = 0; in au1200_setlocation() local
733 fb_offset += (((0 - xpos) * winbpp(lcd->window[plane].winctrl1))/8); in au1200_setlocation()
|
| /drivers/gpu/drm/via/ |
| D | via_map.c | 47 dev_priv->fb = drm_legacy_findmap(dev, init->fb_offset); in via_do_init_map()
|
| /drivers/gpu/drm/amd/display/dc/inc/hw/ |
| D | dchubbub.h | 76 uint64_t fb_offset; member
|
| /drivers/video/fbdev/via/ |
| D | via-core.c | 148 u32 fb_offset; /* Offset into FB memory */ member
258 descr->fb_offset = offset; in viafb_dma_copy_out_sg()
|
| /drivers/media/platform/ |
| D | via-camera.c | 81 u32 fb_offset; /* Reserved memory offset (FB) */ member
431 offset = cam->fb_offset; in viacam_ctlr_cbufs()
1189 cam->fb_offset = viadev->camera_fbmem_offset; in viacam_probe()
|
| /drivers/gpu/drm/amd/display/dc/dcn30/ |
| D | dcn30_hubbub.c | 75 FB_OFFSET, pa_config->system_aperture.fb_offset >> 24); in hubbub3_init_dchub_sys_ctx()
|
| /drivers/gpu/drm/amd/display/dc/dcn20/ |
| D | dcn20_hubbub.c | 387 FB_OFFSET, pa_config->system_aperture.fb_offset >> 24); in hubbub2_init_dchub_sys_ctx()
|
| D | dcn20_hwseq.c | 2010 config.system_aperture.fb_offset = pa_config->system_aperture.fb_offset; in dcn20_init_sys_ctx()
|
| /drivers/gpu/drm/amd/display/dc/ |
| D | dc.h | 520 uint64_t fb_offset; member
|
| /drivers/gpu/drm/amd/display/dc/dcn10/ |
| D | dcn10_hw_sequencer.c | 2064 PHYSICAL_ADDRESS_LOC fb_offset; in mmhub_read_vm_context0_settings() local
2098 fb_offset.quad_part = (uint64_t)fb_offset_value << 24; in mmhub_read_vm_context0_settings()
2100 vm0->pte_base.quad_part -= fb_offset.quad_part; in mmhub_read_vm_context0_settings()
|
| /drivers/gpu/drm/amd/display/amdgpu_dm/ |
| D | amdgpu_dm.c | 844 hw_params.fb_offset = adev->gmc.aper_base; in dm_dmub_hw_init()
|