Home
last modified time | relevance | path

Searched refs:hfront_porch (Results 1 – 25 of 35) sorted by relevance

12

/drivers/gpu/drm/panel/
Dpanel-simple.c480 !PANEL_SIMPLE_BOUNDS_CHECK(ot, dt, hfront_porch) || in panel_simple_parse_panel_timing_node()
740 .hfront_porch = { 16, 210, 354 },
791 .hfront_porch = { 18, 119, 119 },
942 .hfront_porch = { 20, 40, 200 },
1016 .hfront_porch = { 20, 50, 100 },
1040 .hfront_porch = { 39, 58, 77 },
1094 .hfront_porch = { 36, 120, 148 },
1124 .hfront_porch = { 126, 184, 1266 },
1154 .hfront_porch = { 25, 50, 130 },
1503 .hfront_porch = { 65, 80, 95 },
[all …]
Dpanel-seiko-43wvf1g.c288 .hfront_porch = { 164, 164, 164 },
/drivers/video/
Dvideomode.c18 vm->hfront_porch = dt->hfront_porch.typ; in videomode_from_timing()
Dof_display_timing.c65 ret |= parse_timing_property(np, "hfront-porch", &dt->hfront_porch); in of_parse_display_timing()
/drivers/gpu/drm/omapdrm/dss/
Dhdmi_wp.c182 timing_h |= FLD_VAL(vm->hfront_porch, 19, 8); in hdmi_wp_video_config_timing()
202 vm->hfront_porch = param->vm.hfront_porch; in hdmi_wp_init_vid_fmt_timings()
219 vm->hfront_porch *= 2; in hdmi_wp_init_vid_fmt_timings()
Dhdmi5_core.c243 video_cfg->hblank = cfg->vm.hfront_porch + in hdmi_core_init()
265 video_cfg->v_fc_config.vm.hfront_porch *= 2; in hdmi_core_init()
308 REG_FLD_MOD(base, HDMI_CORE_FC_HSYNCINDELAY1, vm->hfront_porch >> 8, in hdmi_core_video_config()
310 REG_FLD_MOD(base, HDMI_CORE_FC_HSYNCINDELAY0, vm->hfront_porch & 0xFF, in hdmi_core_video_config()
Ddispc.c2141 nonactive = vm->hactive + vm->hfront_porch + vm->hsync_len + in check_horiz_timing_omap3()
2149 blank = div_u64((u64)(vm->hback_porch + vm->hsync_len + vm->hfront_porch) * in check_horiz_timing_omap3()
3114 vm->hfront_porch, vm->hback_porch, in dispc_mgr_check_timings()
3131 FLD_VAL(vm->hfront_porch - 1, dispc->feat->fp_start, 8) | in _dispc_mgr_set_lcd_timings()
3209 xtot = t.hactive + t.hfront_porch + t.hsync_len + t.hback_porch; in dispc_mgr_set_timings()
3217 t.hsync_len, t.hfront_porch, t.hback_porch, in dispc_mgr_set_timings()
4552 .hsync_len = 8, .hfront_porch = 4, .hback_porch = 4,
/drivers/gpu/drm/exynos/
Dexynos_drm_mic.c171 vm.hback_porch + vm.hfront_porch); in mic_set_porch_timing()
175 MIC_VFP_SIZE(vm.hfront_porch); in mic_set_porch_timing()
203 vm.hback_porch + vm.hfront_porch); in mic_set_output_timing()
207 MIC_H_PERIOD_PIXEL_2D(vm.hfront_porch); in mic_set_output_timing()
/drivers/gpu/drm/imx/dcss/
Ddcss-ss.c135 lrc_x = vm->hfront_porch + vm->hback_porch + vm->hsync_len + in dcss_ss_sync_set()
142 hsync_start = vm->hfront_porch + vm->hback_porch + vm->hsync_len + in dcss_ss_sync_set()
Ddcss-dtg.c213 dtg_lrc_x = vm->hfront_porch + vm->hback_porch + vm->hsync_len + in dcss_dtg_sync_set()
/drivers/gpu/drm/sun4i/
Dsun4i_tv.c151 u16 hfront_porch; member
227 .hfront_porch = 18,
253 .hfront_porch = 3,
332 mode->hsync_start = mode->hdisplay + tv_mode->hfront_porch; in sun4i_tv_mode_to_drm_mode()
/drivers/video/fbdev/omap2/omapfb/dss/
Ddisplay.c267 ovt->hfp = vm->hfront_porch; in videomode_to_omap_video_timings()
300 vm->hfront_porch = ovt->hfp; in omap_video_timings_to_videomode()
/drivers/gpu/drm/bridge/
Dtc358775.c378 u32 hback_porch, hsync_len, hfront_porch, hactive, htime1, htime2; in tc_bridge_enable() local
395 hfront_porch = mode->hsync_start - mode->hdisplay; in tc_bridge_enable()
400 htime2 = (hfront_porch << 16) + hactive; in tc_bridge_enable()
435 t2 = ((100000 / clkdiv)) * (hactive + hback_porch + hsync_len + hfront_porch) / 1000; in tc_bridge_enable()
Dlontium-lt9611.c151 u32 h_total, hactive, hsync_len, hfront_porch, hsync_porch; in lt9611_mipi_video_setup() local
159 hfront_porch = mode->hsync_start - mode->hdisplay; in lt9611_mipi_video_setup()
186 regmap_write(lt9611->regmap, 0x8319, (u8)(hfront_porch % 256)); in lt9611_mipi_video_setup()
189 ((hfront_porch / 256) << 4)); in lt9611_mipi_video_setup()
Dnwl-dsi.c270 int hfront_porch, hback_porch, vfront_porch, vback_porch; in nwl_dsi_config_dpi() local
273 hfront_porch = dsi->mode.hsync_start - dsi->mode.hdisplay; in nwl_dsi_config_dpi()
281 DRM_DEV_DEBUG_DRIVER(dsi->dev, "hfront_porch = %d\n", hfront_porch); in nwl_dsi_config_dpi()
325 nwl_dsi_write(dsi, NWL_DSI_HFP, hfront_porch); in nwl_dsi_config_dpi()
/drivers/media/pci/cobalt/
Dm00233_video_measure_memmap_package.h25 uint32_t hfront_porch; /* Reg 0x0020 */ member
/drivers/gpu/drm/arm/
Dhdlcd_crtc.c138 vm.hfront_porch = m->crtc_hsync_start - m->crtc_hdisplay; in hdlcd_crtc_mode_set_nofb()
159 hdlcd_write(hdlcd, HDLCD_REG_H_FRONT_PORCH, vm.hfront_porch - 1); in hdlcd_crtc_mode_set_nofb()
Dmalidp_hw.c363 val = MALIDP_DE_H_FRONTPORCH(mode->hfront_porch) | in malidp500_modeset()
485 unsigned long htotal = vm->hactive + vm->hfront_porch + in malidp500_se_calc_mclk()
680 val = MALIDP_DE_H_FRONTPORCH(mode->hfront_porch) | in malidp550_modeset()
826 unsigned long htotal = vm->hactive + vm->hfront_porch + in malidp550_se_calc_mclk()
/drivers/gpu/drm/xen/
Dxen_drm_front_conn.c76 width = videomode.hactive + videomode.hfront_porch + in connector_get_modes()
/drivers/gpu/drm/atmel-hlcdc/
Datmel_hlcdc_dc.c501 int hfront_porch = mode->hsync_start - mode->hdisplay; in atmel_hlcdc_dc_mode_valid() local
511 if (hfront_porch > dc->desc->max_hpw + 1 || hfront_porch < 1 || in atmel_hlcdc_dc_mode_valid()
Datmel_hlcdc_crtc.c85 vm.hfront_porch = adj->crtc_hsync_start - adj->crtc_hdisplay; in atmel_hlcdc_crtc_mode_set_nofb()
96 (vm.hfront_porch - 1) | ((vm.hback_porch - 1) << 16)); in atmel_hlcdc_crtc_mode_set_nofb()
/drivers/gpu/drm/
Ddrm_modes.c396 int hsync, hfront_porch, vodd_front_porch_lines; in drm_gtf_mode_complex() local
505 hfront_porch = hblank / 2 - hsync; in drm_gtf_mode_complex()
511 drm_mode->hsync_start = hdisplay_rnd + hfront_porch; in drm_gtf_mode_complex()
592 dmode->hsync_start = dmode->hdisplay + vm->hfront_porch; in drm_display_mode_from_videomode()
633 vm->hfront_porch = dmode->hsync_start - dmode->hdisplay; in drm_display_mode_to_videomode()
/drivers/gpu/drm/fsl-dcu/
Dfsl_dcu_drm_crtc.c106 DCU_HSYN_PARA_FP(vm.hfront_porch)); in fsl_dcu_drm_crtc_mode_set_nofb()
/drivers/gpu/ipu-v3/
Dipu-di.c206 sig->mode.hback_porch + sig->mode.hfront_porch; in ipu_di_sync_config_interlaced()
269 sig->mode.hback_porch + sig->mode.hfront_porch; in ipu_di_sync_config_noninterlaced()
/drivers/gpu/drm/arm/display/komeda/d71/
Dd71_component.c1170 u32 hactive, hfront_porch, hback_porch, hsync_len; in d71_timing_ctrlr_update() local
1175 hfront_porch = mode->crtc_hsync_start - mode->crtc_hdisplay; in d71_timing_ctrlr_update()
1185 malidp_write32(reg, BS_HINTERVALS, BS_H_INTVALS(hfront_porch, in d71_timing_ctrlr_update()
1201 malidp_write32(reg, BS_DRIFT_TO, hfront_porch + 16); in d71_timing_ctrlr_update()

12