Home
last modified time | relevance | path

Searched refs:ipp_regs (Results 1 – 9 of 9) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dce100/
Ddce100_resource.c142 #define ipp_regs(id)\ macro
147 static const struct dce_ipp_registers ipp_regs[] = { variable
148 ipp_regs(0),
149 ipp_regs(1),
150 ipp_regs(2),
151 ipp_regs(3),
152 ipp_regs(4),
153 ipp_regs(5)
610 &ipp_regs[inst], &ipp_shift, &ipp_mask); in dce100_ipp_create()
/drivers/gpu/drm/amd/display/dc/dce120/
Ddce120_resource.c185 #define ipp_regs(id)\ macro
190 static const struct dce_ipp_registers ipp_regs[] = { variable
191 ipp_regs(0),
192 ipp_regs(1),
193 ipp_regs(2),
194 ipp_regs(3),
195 ipp_regs(4),
196 ipp_regs(5)
760 &ipp_regs[inst], &ipp_shift, &ipp_mask); in dce120_ipp_create()
/drivers/gpu/drm/amd/display/dc/dce80/
Ddce80_resource.c159 #define ipp_regs(id)\ macro
164 static const struct dce_ipp_registers ipp_regs[] = { variable
165 ipp_regs(0),
166 ipp_regs(1),
167 ipp_regs(2),
168 ipp_regs(3),
169 ipp_regs(4),
170 ipp_regs(5)
802 &ipp_regs[inst], &ipp_shift, &ipp_mask); in dce80_ipp_create()
/drivers/gpu/drm/amd/display/dc/dce60/
Ddce60_resource.c157 #define ipp_regs(id)\ macro
162 static const struct dce_ipp_registers ipp_regs[] = { variable
163 ipp_regs(0),
164 ipp_regs(1),
165 ipp_regs(2),
166 ipp_regs(3),
167 ipp_regs(4),
168 ipp_regs(5)
797 &ipp_regs[inst], &ipp_shift, &ipp_mask); in dce60_ipp_create()
/drivers/gpu/drm/amd/display/dc/dce112/
Ddce112_resource.c184 #define ipp_regs(id)\ macro
189 static const struct dce_ipp_registers ipp_regs[] = { variable
190 ipp_regs(0),
191 ipp_regs(1),
192 ipp_regs(2),
193 ipp_regs(3),
194 ipp_regs(4),
195 ipp_regs(5)
677 &ipp_regs[inst], &ipp_shift, &ipp_mask); in dce112_ipp_create()
/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_resource.c353 #define ipp_regs(id)\ macro
358 static const struct dcn10_ipp_registers ipp_regs[] = { variable
359 ipp_regs(0),
360 ipp_regs(1),
361 ipp_regs(2),
362 ipp_regs(3),
668 &ipp_regs[inst], &ipp_shift, &ipp_mask); in dcn10_ipp_create()
/drivers/gpu/drm/amd/display/dc/dce110/
Ddce110_resource.c177 #define ipp_regs(id)\ macro
182 static const struct dce_ipp_registers ipp_regs[] = { variable
183 ipp_regs(0),
184 ipp_regs(1),
185 ipp_regs(2)
660 &ipp_regs[inst], &ipp_shift, &ipp_mask); in dce110_ipp_create()
/drivers/gpu/drm/amd/display/dc/dcn21/
Ddcn21_resource.c610 #define ipp_regs(id)\ macro
615 static const struct dcn10_ipp_registers ipp_regs[] = { variable
616 ipp_regs(0),
617 ipp_regs(1),
618 ipp_regs(2),
619 ipp_regs(3),
721 &ipp_regs[inst], &ipp_shift, &ipp_mask); in dcn21_ipp_create()
/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_resource.c706 #define ipp_regs(id)\ macro
711 static const struct dcn10_ipp_registers ipp_regs[] = { variable
712 ipp_regs(0),
713 ipp_regs(1),
714 ipp_regs(2),
715 ipp_regs(3),
716 ipp_regs(4),
717 ipp_regs(5),
1133 &ipp_regs[inst], &ipp_shift, &ipp_mask); in dcn20_ipp_create()