Home
last modified time | relevance | path

Searched refs:maximum_number_of_surfaces (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/display/dc/inc/
Ddce_calcs.h233 #define maximum_number_of_surfaces 12 macro
363 bool fbc_en[maximum_number_of_surfaces];
364 bool lpt_en[maximum_number_of_surfaces];
365 bool displays_match_flag[maximum_number_of_surfaces];
366 bool use_alpha[maximum_number_of_surfaces];
367 bool orthogonal_rotation[maximum_number_of_surfaces];
368 bool enable[maximum_number_of_surfaces];
369 bool access_one_channel_only[maximum_number_of_surfaces];
370 bool scatter_gather_enable_for_pipe[maximum_number_of_surfaces];
371 bool interlace_mode[maximum_number_of_surfaces];
[all …]
/drivers/gpu/drm/amd/display/dc/calcs/
Ddce_calcs.c109 enum bw_defines v_filter_init_mode[maximum_number_of_surfaces]; in calculate_bandwidth()
110 enum bw_defines tiling_mode[maximum_number_of_surfaces]; in calculate_bandwidth()
111 enum bw_defines surface_type[maximum_number_of_surfaces]; in calculate_bandwidth()
291 for (i = 4; i <= maximum_number_of_surfaces - 3; i++) { in calculate_bandwidth()
349 data->scatter_gather_enable_for_pipe[maximum_number_of_surfaces - 2] = 0; in calculate_bandwidth()
350 data->scatter_gather_enable_for_pipe[maximum_number_of_surfaces - 1] = 0; in calculate_bandwidth()
352 data->enable[maximum_number_of_surfaces - 2] = 1; in calculate_bandwidth()
353 data->enable[maximum_number_of_surfaces - 1] = 1; in calculate_bandwidth()
356 data->enable[maximum_number_of_surfaces - 2] = 0; in calculate_bandwidth()
357 data->enable[maximum_number_of_surfaces - 1] = 0; in calculate_bandwidth()
[all …]
Dcalcs_logger.h382 for (i = 0; i < maximum_number_of_surfaces; i++) { in print_bw_calcs_data()
536 for (i = 0; i < maximum_number_of_surfaces; i++) { in print_bw_calcs_data()