| /drivers/memory/tegra/ |
| D | mc.c | 45 static int tegra_mc_block_dma_common(struct tegra_mc *mc, in tegra_mc_block_dma_common() argument
51 spin_lock_irqsave(&mc->lock, flags); in tegra_mc_block_dma_common()
53 value = mc_readl(mc, rst->control) | BIT(rst->bit); in tegra_mc_block_dma_common()
54 mc_writel(mc, value, rst->control); in tegra_mc_block_dma_common()
56 spin_unlock_irqrestore(&mc->lock, flags); in tegra_mc_block_dma_common()
61 static bool tegra_mc_dma_idling_common(struct tegra_mc *mc, in tegra_mc_dma_idling_common() argument
64 return (mc_readl(mc, rst->status) & BIT(rst->bit)) != 0; in tegra_mc_dma_idling_common()
67 static int tegra_mc_unblock_dma_common(struct tegra_mc *mc, in tegra_mc_unblock_dma_common() argument
73 spin_lock_irqsave(&mc->lock, flags); in tegra_mc_unblock_dma_common()
75 value = mc_readl(mc, rst->control) & ~BIT(rst->bit); in tegra_mc_unblock_dma_common()
[all …]
|
| D | tegra20.c | 198 static int tegra20_mc_hotreset_assert(struct tegra_mc *mc, in tegra20_mc_hotreset_assert() argument
204 spin_lock_irqsave(&mc->lock, flags); in tegra20_mc_hotreset_assert()
206 value = mc_readl(mc, rst->reset); in tegra20_mc_hotreset_assert()
207 mc_writel(mc, value & ~BIT(rst->bit), rst->reset); in tegra20_mc_hotreset_assert()
209 spin_unlock_irqrestore(&mc->lock, flags); in tegra20_mc_hotreset_assert()
214 static int tegra20_mc_hotreset_deassert(struct tegra_mc *mc, in tegra20_mc_hotreset_deassert() argument
220 spin_lock_irqsave(&mc->lock, flags); in tegra20_mc_hotreset_deassert()
222 value = mc_readl(mc, rst->reset); in tegra20_mc_hotreset_deassert()
223 mc_writel(mc, value | BIT(rst->bit), rst->reset); in tegra20_mc_hotreset_deassert()
225 spin_unlock_irqrestore(&mc->lock, flags); in tegra20_mc_hotreset_deassert()
[all …]
|
| D | Makefile | 2 tegra-mc-y := mc.o
4 tegra-mc-$(CONFIG_ARCH_TEGRA_2x_SOC) += tegra20.o
5 tegra-mc-$(CONFIG_ARCH_TEGRA_3x_SOC) += tegra30.o
6 tegra-mc-$(CONFIG_ARCH_TEGRA_114_SOC) += tegra114.o
7 tegra-mc-$(CONFIG_ARCH_TEGRA_124_SOC) += tegra124.o
8 tegra-mc-$(CONFIG_ARCH_TEGRA_132_SOC) += tegra124.o
9 tegra-mc-$(CONFIG_ARCH_TEGRA_210_SOC) += tegra210.o
11 obj-$(CONFIG_TEGRA_MC) += tegra-mc.o
|
| /drivers/crypto/amlogic/ |
| D | amlogic-gxl-core.c | 25 struct meson_dev *mc = (struct meson_dev *)data; in meson_irq_handler() local
30 if (mc->irqs[flow] == irq) { in meson_irq_handler()
31 p = readl(mc->base + ((0x04 + flow) << 2)); in meson_irq_handler()
33 writel_relaxed(0xF, mc->base + ((0x4 + flow) << 2)); in meson_irq_handler()
34 mc->chanlist[flow].status = 1; in meson_irq_handler()
35 complete(&mc->chanlist[flow].complete); in meson_irq_handler()
38 dev_err(mc->dev, "%s %d Got irq for flow %d but ctrl is empty\n", __func__, irq, flow); in meson_irq_handler()
42 dev_err(mc->dev, "%s %d from unknown irq\n", __func__, irq); in meson_irq_handler()
103 struct meson_dev *mc = seq->private; in meson_debugfs_show() local
107 seq_printf(seq, "Channel %d: nreq %lu\n", i, mc->chanlist[i].stat_req); in meson_debugfs_show()
[all …]
|
| D | amlogic-gxl-cipher.c | 20 static int get_engine_number(struct meson_dev *mc) in get_engine_number() argument
22 return atomic_inc_return(&mc->flow) % MAXFLOW; in get_engine_number()
89 struct meson_dev *mc = op->mc; in meson_cipher() local
106 dev_dbg(mc->dev, "%s %s %u %x IV(%u) key=%u flow=%d\n", __func__, in meson_cipher()
114 mc->chanlist[flow].stat_req++; in meson_cipher()
132 dev_err(mc->dev, "invalid ivsize=%d vs len=%d\n", ivsize, areq->cryptlen); in meson_cipher()
152 phykeyiv = dma_map_single(mc->dev, bkeyiv, keyivlen, in meson_cipher()
154 err = dma_mapping_error(mc->dev, phykeyiv); in meson_cipher()
156 dev_err(mc->dev, "Cannot DMA MAP KEY IV\n"); in meson_cipher()
164 desc = &mc->chanlist[flow].tl[tloffset]; in meson_cipher()
[all …]
|
| /drivers/gpu/drm/nouveau/nvkm/subdev/mc/ |
| D | base.c | 32 struct nvkm_mc *mc = device->mc; in nvkm_mc_unk260() local
33 if (likely(mc) && mc->func->unk260) in nvkm_mc_unk260()
34 mc->func->unk260(mc, data); in nvkm_mc_unk260()
40 struct nvkm_mc *mc = device->mc; in nvkm_mc_intr_mask() local
42 if (likely(mc) && mc->func->intr_mask) { in nvkm_mc_intr_mask()
44 for (map = mc->func->intr; !mask && map->stat; map++) { in nvkm_mc_intr_mask()
48 mc->func->intr_mask(mc, mask, en ? mask : 0); in nvkm_mc_intr_mask()
55 struct nvkm_mc *mc = device->mc; in nvkm_mc_intr_unarm() local
56 if (likely(mc)) in nvkm_mc_intr_unarm()
57 mc->func->intr_unarm(mc); in nvkm_mc_intr_unarm()
[all …]
|
| D | gp100.c | 35 gp100_mc_intr_update(struct gp100_mc *mc) in gp100_mc_intr_update() argument
37 struct nvkm_device *device = mc->base.subdev.device; in gp100_mc_intr_update()
38 u32 mask = mc->intr ? mc->mask : 0, i; in gp100_mc_intr_update()
48 struct gp100_mc *mc = gp100_mc(base); in gp100_mc_intr_unarm() local
50 spin_lock_irqsave(&mc->lock, flags); in gp100_mc_intr_unarm()
51 mc->intr = false; in gp100_mc_intr_unarm()
52 gp100_mc_intr_update(mc); in gp100_mc_intr_unarm()
53 spin_unlock_irqrestore(&mc->lock, flags); in gp100_mc_intr_unarm()
59 struct gp100_mc *mc = gp100_mc(base); in gp100_mc_intr_rearm() local
61 spin_lock_irqsave(&mc->lock, flags); in gp100_mc_intr_rearm()
[all …]
|
| D | Kbuild | 2 nvkm-y += nvkm/subdev/mc/base.o
3 nvkm-y += nvkm/subdev/mc/nv04.o
4 nvkm-y += nvkm/subdev/mc/nv11.o
5 nvkm-y += nvkm/subdev/mc/nv17.o
6 nvkm-y += nvkm/subdev/mc/nv44.o
7 nvkm-y += nvkm/subdev/mc/nv50.o
8 nvkm-y += nvkm/subdev/mc/g84.o
9 nvkm-y += nvkm/subdev/mc/g98.o
10 nvkm-y += nvkm/subdev/mc/gt215.o
11 nvkm-y += nvkm/subdev/mc/gf100.o
[all …]
|
| D | gf100.c | 63 gf100_mc_intr_unarm(struct nvkm_mc *mc) in gf100_mc_intr_unarm() argument
65 struct nvkm_device *device = mc->subdev.device; in gf100_mc_intr_unarm()
72 gf100_mc_intr_rearm(struct nvkm_mc *mc) in gf100_mc_intr_rearm() argument
74 struct nvkm_device *device = mc->subdev.device; in gf100_mc_intr_rearm()
80 gf100_mc_intr_stat(struct nvkm_mc *mc) in gf100_mc_intr_stat() argument
82 struct nvkm_device *device = mc->subdev.device; in gf100_mc_intr_stat()
89 gf100_mc_intr_mask(struct nvkm_mc *mc, u32 mask, u32 stat) in gf100_mc_intr_mask() argument
91 struct nvkm_device *device = mc->subdev.device; in gf100_mc_intr_mask()
97 gf100_mc_unk260(struct nvkm_mc *mc, u32 data) in gf100_mc_unk260() argument
99 nvkm_wr32(mc->subdev.device, 0x000260, data); in gf100_mc_unk260()
|
| D | nv04.c | 44 nv04_mc_intr_unarm(struct nvkm_mc *mc) in nv04_mc_intr_unarm() argument
46 struct nvkm_device *device = mc->subdev.device; in nv04_mc_intr_unarm()
52 nv04_mc_intr_rearm(struct nvkm_mc *mc) in nv04_mc_intr_rearm() argument
54 struct nvkm_device *device = mc->subdev.device; in nv04_mc_intr_rearm()
59 nv04_mc_intr_stat(struct nvkm_mc *mc) in nv04_mc_intr_stat() argument
61 return nvkm_rd32(mc->subdev.device, 0x000100); in nv04_mc_intr_stat()
65 nv04_mc_init(struct nvkm_mc *mc) in nv04_mc_init() argument
67 struct nvkm_device *device = mc->subdev.device; in nv04_mc_init()
|
| /drivers/gpio/ |
| D | gpio-mc33880.c | 43 static int mc33880_write_config(struct mc33880 *mc) in mc33880_write_config() argument
45 return spi_write(mc->spi, &mc->port_config, sizeof(mc->port_config)); in mc33880_write_config()
49 static int __mc33880_set(struct mc33880 *mc, unsigned offset, int value) in __mc33880_set() argument
52 mc->port_config |= 1 << offset; in __mc33880_set()
54 mc->port_config &= ~(1 << offset); in __mc33880_set()
56 return mc33880_write_config(mc); in __mc33880_set()
62 struct mc33880 *mc = gpiochip_get_data(chip); in mc33880_set() local
64 mutex_lock(&mc->lock); in mc33880_set()
66 __mc33880_set(mc, offset, value); in mc33880_set()
68 mutex_unlock(&mc->lock); in mc33880_set()
[all …]
|
| /drivers/net/can/usb/peak_usb/ |
| D | pcan_usb.c | 392 static int pcan_usb_update_ts(struct pcan_usb_msg_context *mc) in pcan_usb_update_ts() argument
396 if ((mc->ptr+2) > mc->end) in pcan_usb_update_ts()
399 memcpy(&tmp16, mc->ptr, 2); in pcan_usb_update_ts()
401 mc->ts16 = le16_to_cpu(tmp16); in pcan_usb_update_ts()
403 if (mc->rec_idx > 0) in pcan_usb_update_ts()
404 peak_usb_update_ts_now(&mc->pdev->time_ref, mc->ts16); in pcan_usb_update_ts()
406 peak_usb_set_ts_now(&mc->pdev->time_ref, mc->ts16); in pcan_usb_update_ts()
414 static int pcan_usb_decode_ts(struct pcan_usb_msg_context *mc, u8 first_packet) in pcan_usb_decode_ts() argument
420 if ((mc->ptr + 2) > mc->end) in pcan_usb_decode_ts()
423 memcpy(&tmp16, mc->ptr, 2); in pcan_usb_decode_ts()
[all …]
|
| /drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu_gmc.c | 147 void amdgpu_gmc_vram_location(struct amdgpu_device *adev, struct amdgpu_gmc *mc, in amdgpu_gmc_vram_location() argument
152 mc->vram_start = base; in amdgpu_gmc_vram_location()
153 mc->vram_end = mc->vram_start + mc->mc_vram_size - 1; in amdgpu_gmc_vram_location()
154 if (limit && limit < mc->real_vram_size) in amdgpu_gmc_vram_location()
155 mc->real_vram_size = limit; in amdgpu_gmc_vram_location()
157 if (mc->xgmi.num_physical_nodes == 0) { in amdgpu_gmc_vram_location()
158 mc->fb_start = mc->vram_start; in amdgpu_gmc_vram_location()
159 mc->fb_end = mc->vram_end; in amdgpu_gmc_vram_location()
162 mc->mc_vram_size >> 20, mc->vram_start, in amdgpu_gmc_vram_location()
163 mc->vram_end, mc->real_vram_size >> 20); in amdgpu_gmc_vram_location()
[all …]
|
| /drivers/dma/ |
| D | milbeaut-hdmac.c | 97 milbeaut_hdmac_next_desc(struct milbeaut_hdmac_chan *mc) in milbeaut_hdmac_next_desc() argument
101 vd = vchan_next_desc(&mc->vc); in milbeaut_hdmac_next_desc()
103 mc->md = NULL; in milbeaut_hdmac_next_desc()
109 mc->md = to_milbeaut_hdmac_desc(vd); in milbeaut_hdmac_next_desc()
111 return mc->md; in milbeaut_hdmac_next_desc()
115 static void milbeaut_chan_start(struct milbeaut_hdmac_chan *mc, in milbeaut_chan_start() argument
128 width = mc->cfg.dst_addr_width; in milbeaut_chan_start()
129 burst = mc->cfg.dst_maxburst; in milbeaut_chan_start()
131 dest_addr = mc->cfg.dst_addr; in milbeaut_chan_start()
134 width = mc->cfg.src_addr_width; in milbeaut_chan_start()
[all …]
|
| D | uniphier-mdmac.c | 88 uniphier_mdmac_next_desc(struct uniphier_mdmac_chan *mc) in uniphier_mdmac_next_desc() argument
92 vd = vchan_next_desc(&mc->vc); in uniphier_mdmac_next_desc()
94 mc->md = NULL; in uniphier_mdmac_next_desc()
100 mc->md = to_uniphier_mdmac_desc(vd); in uniphier_mdmac_next_desc()
102 return mc->md; in uniphier_mdmac_next_desc()
106 static void uniphier_mdmac_handle(struct uniphier_mdmac_chan *mc, in uniphier_mdmac_handle() argument
109 struct uniphier_mdmac_device *mdev = mc->mdev; in uniphier_mdmac_handle()
130 writel(src_mode, mc->reg_ch_base + UNIPHIER_MDMAC_CH_SRC_MODE); in uniphier_mdmac_handle()
131 writel(dest_mode, mc->reg_ch_base + UNIPHIER_MDMAC_CH_DEST_MODE); in uniphier_mdmac_handle()
132 writel(src_addr, mc->reg_ch_base + UNIPHIER_MDMAC_CH_SRC_ADDR); in uniphier_mdmac_handle()
[all …]
|
| D | milbeaut-xdmac.c | 94 milbeaut_xdmac_next_desc(struct milbeaut_xdmac_chan *mc) in milbeaut_xdmac_next_desc() argument
98 vd = vchan_next_desc(&mc->vc); in milbeaut_xdmac_next_desc()
100 mc->md = NULL; in milbeaut_xdmac_next_desc()
106 mc->md = to_milbeaut_xdmac_desc(vd); in milbeaut_xdmac_next_desc()
108 return mc->md; in milbeaut_xdmac_next_desc()
112 static void milbeaut_chan_start(struct milbeaut_xdmac_chan *mc, in milbeaut_chan_start() argument
119 writel_relaxed(val, mc->reg_ch_base + M10V_XDTBC); in milbeaut_chan_start()
122 writel_relaxed(val, mc->reg_ch_base + M10V_XDSSA); in milbeaut_chan_start()
125 writel_relaxed(val, mc->reg_ch_base + M10V_XDDSA); in milbeaut_chan_start()
127 val = readl_relaxed(mc->reg_ch_base + M10V_XDSAC); in milbeaut_chan_start()
[all …]
|
| /drivers/misc/ |
| D | pti.c | 51 struct pti_masterchannel *mc; member
99 static void pti_write_to_aperture(struct pti_masterchannel *mc, in pti_write_to_aperture() argument
114 aperture = drv_data->pti_ioaddr + (mc->master << 15) in pti_write_to_aperture()
115 + (mc->channel << 8); in pti_write_to_aperture()
157 static void pti_control_frame_built_and_sent(struct pti_masterchannel *mc, in pti_control_frame_built_and_sent() argument
187 snprintf(control_frame, CONTROL_FRAME_LEN, control_format, mc->master, in pti_control_frame_built_and_sent()
188 mc->channel, thread_name_p); in pti_control_frame_built_and_sent()
206 static void pti_write_full_frame_to_aperture(struct pti_masterchannel *mc, in pti_write_full_frame_to_aperture() argument
210 pti_control_frame_built_and_sent(mc, NULL); in pti_write_full_frame_to_aperture()
211 pti_write_to_aperture(mc, (u8 *)buf, len); in pti_write_full_frame_to_aperture()
[all …]
|
| /drivers/clk/mediatek/ |
| D | clk-mtk.c | 149 struct clk *mtk_clk_register_composite(const struct mtk_composite *mc, in mtk_clk_register_composite() argument
163 if (mc->mux_shift >= 0) { in mtk_clk_register_composite()
168 mux->reg = base + mc->mux_reg; in mtk_clk_register_composite()
169 mux->mask = BIT(mc->mux_width) - 1; in mtk_clk_register_composite()
170 mux->shift = mc->mux_shift; in mtk_clk_register_composite()
172 mux->flags = mc->mux_flags; in mtk_clk_register_composite()
176 parent_names = mc->parent_names; in mtk_clk_register_composite()
177 num_parents = mc->num_parents; in mtk_clk_register_composite()
179 parent = mc->parent; in mtk_clk_register_composite()
184 if (mc->gate_shift >= 0) { in mtk_clk_register_composite()
[all …]
|
| /drivers/gpu/drm/radeon/ |
| D | r520.c | 97 rdev->mc.vram_width = 128; in r520_vram_get_type()
98 rdev->mc.vram_is_ddr = true; in r520_vram_get_type()
102 rdev->mc.vram_width = 32; in r520_vram_get_type()
105 rdev->mc.vram_width = 64; in r520_vram_get_type()
108 rdev->mc.vram_width = 128; in r520_vram_get_type()
111 rdev->mc.vram_width = 256; in r520_vram_get_type()
114 rdev->mc.vram_width = 128; in r520_vram_get_type()
118 rdev->mc.vram_width *= 2; in r520_vram_get_type()
126 radeon_vram_location(rdev, &rdev->mc, 0); in r520_mc_init()
127 rdev->mc.gtt_base_align = 0; in r520_mc_init()
[all …]
|
| D | radeon_device.c | 566 void radeon_vram_location(struct radeon_device *rdev, struct radeon_mc *mc, u64 base) in radeon_vram_location() argument
570 mc->vram_start = base; in radeon_vram_location()
571 if (mc->mc_vram_size > (rdev->mc.mc_mask - base + 1)) { in radeon_vram_location()
573 mc->real_vram_size = mc->aper_size; in radeon_vram_location()
574 mc->mc_vram_size = mc->aper_size; in radeon_vram_location()
576 mc->vram_end = mc->vram_start + mc->mc_vram_size - 1; in radeon_vram_location()
577 if (rdev->flags & RADEON_IS_AGP && mc->vram_end > mc->gtt_start && mc->vram_start <= mc->gtt_end) { in radeon_vram_location()
579 mc->real_vram_size = mc->aper_size; in radeon_vram_location()
580 mc->mc_vram_size = mc->aper_size; in radeon_vram_location()
582 mc->vram_end = mc->vram_start + mc->mc_vram_size - 1; in radeon_vram_location()
[all …]
|
| D | rv770.c | 929 WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR, rdev->mc.gtt_start >> 12); in rv770_pcie_gart_enable()
930 WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR, rdev->mc.gtt_end >> 12); in rv770_pcie_gart_enable()
941 (unsigned)(rdev->mc.gtt_size >> 20), in rv770_pcie_gart_enable()
1035 if (rdev->mc.vram_start < rdev->mc.gtt_start) { in rv770_mc_program()
1038 rdev->mc.vram_start >> 12); in rv770_mc_program()
1040 rdev->mc.gtt_end >> 12); in rv770_mc_program()
1044 rdev->mc.gtt_start >> 12); in rv770_mc_program()
1046 rdev->mc.vram_end >> 12); in rv770_mc_program()
1050 rdev->mc.vram_start >> 12); in rv770_mc_program()
1052 rdev->mc.vram_end >> 12); in rv770_mc_program()
[all …]
|
| /drivers/soc/fsl/qbman/ |
| D | bman.c | 187 struct bm_mc mc; member
430 struct bm_mc *mc = &portal->mc; in bm_mc_init() local
432 mc->cr = portal->addr.ce + BM_CL_CR; in bm_mc_init()
433 mc->rr = portal->addr.ce + BM_CL_RR0; in bm_mc_init()
434 mc->rridx = (mc->cr->_ncw_verb & BM_MCC_VERB_VBIT) ? in bm_mc_init()
436 mc->vbit = mc->rridx ? BM_MCC_VERB_VBIT : 0; in bm_mc_init()
438 mc->state = mc_idle; in bm_mc_init()
446 struct bm_mc *mc = &portal->mc; in bm_mc_finish() local
448 DPAA_ASSERT(mc->state == mc_idle); in bm_mc_finish()
449 if (mc->state != mc_idle) in bm_mc_finish()
[all …]
|
| /drivers/slimbus/ |
| D | slimbus.h | 130 u8 mc; member
140 #define DEFINE_SLIM_LDEST_TXN(name, mc, rl, la, msg) \ argument
141 struct slim_msg_txn name = { rl, 0, mc, SLIM_MSG_DEST_LOGICALADDR, 0,\
144 #define DEFINE_SLIM_BCAST_TXN(name, mc, rl, la, msg) \ argument
145 struct slim_msg_txn name = { rl, 0, mc, SLIM_MSG_DEST_BROADCAST, 0,\
148 #define DEFINE_SLIM_EDEST_TXN(name, mc, rl, la, msg) \ argument
149 struct slim_msg_txn name = { rl, 0, mc, SLIM_MSG_DEST_ENUMADDR, 0,\
436 static inline bool slim_tid_txn(u8 mt, u8 mc) in slim_tid_txn() argument
439 (mc == SLIM_MSG_MC_REQUEST_INFORMATION || in slim_tid_txn()
440 mc == SLIM_MSG_MC_REQUEST_CLEAR_INFORMATION || in slim_tid_txn()
[all …]
|
| /drivers/media/mc/ |
| D | Makefile | 3 mc-objs := mc-device.o mc-devnode.o mc-entity.o \
4 mc-request.o
7 mc-objs += mc-dev-allocator.o
10 obj-$(CONFIG_MEDIA_SUPPORT) += mc.o
|
| /drivers/bus/fsl-mc/ |
| D | Makefile | 7 obj-$(CONFIG_FSL_MC_BUS) += mc-bus-driver.o
9 mc-bus-driver-objs := fsl-mc-bus.o \
10 mc-sys.o \
11 mc-io.o \
16 fsl-mc-allocator.o \
17 fsl-mc-msi.o \
|