Home
last modified time | relevance | path

Searched refs:min_disp_clk_khz (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/amd/display/dc/
Ddc.h443 unsigned int min_disp_clk_khz; member
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
Drn_clk_mgr.c882 debug->min_disp_clk_khz = 0; in rn_clk_mgr_construct()
/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_resource.c2994 if (dc->debug.min_disp_clk_khz > pipes[pipe_cnt].clks_cfg.dispclk_mhz * 1000)
2995 pipes[pipe_cnt].clks_cfg.dispclk_mhz = dc->debug.min_disp_clk_khz / 1000.0;
3092 if (context->bw_ctx.bw.dcn.clk.dispclk_khz < dc->debug.min_disp_clk_khz)
3093 context->bw_ctx.bw.dcn.clk.dispclk_khz = dc->debug.min_disp_clk_khz;
/drivers/gpu/drm/amd/display/dc/calcs/
Ddcn_calcs.c1188 dc->debug.min_disp_clk_khz) { in dcn_validate_bandwidth()
1190 dc->debug.min_disp_clk_khz; in dcn_validate_bandwidth()
/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_resource.c606 .min_disp_clk_khz = 100000,
/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_resource.c2345 if (dc->debug.min_disp_clk_khz > pipes[pipe_idx].clks_cfg.dispclk_mhz * 1000) in dcn30_calculate_wm_and_dlg()
2346 pipes[pipe_idx].clks_cfg.dispclk_mhz = dc->debug.min_disp_clk_khz / 1000.0; in dcn30_calculate_wm_and_dlg()
/drivers/gpu/drm/amd/display/dc/dcn21/
Ddcn21_resource.c871 .min_disp_clk_khz = 100000,