Home
last modified time | relevance | path

Searched refs:mmBIF_UVD_INTR_CNTL_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/nbif/
Dnbif_6_1_offset.h622 #define mmBIF_UVD_INTR_CNTL_BASE_IDX … macro
/drivers/gpu/drm/amd/include/asic_reg/nbio/
Dnbio_6_1_offset.h2197 #define mmBIF_UVD_INTR_CNTL_BASE_IDX … macro
Dnbio_7_0_offset.h4081 #define mmBIF_UVD_INTR_CNTL_BASE_IDX … macro
Dnbio_7_4_offset.h2517 #define mmBIF_UVD_INTR_CNTL_BASE_IDX … macro
Dnbio_2_3_offset.h95 #define mmBIF_UVD_INTR_CNTL_BASE_IDX … macro