Home
last modified time | relevance | path

Searched refs:mmCP_HQD_CNTL_STACK_SIZE (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_8_1_d.h680 #define mmCP_HQD_CNTL_STACK_SIZE 0x3274 macro
Dgfx_8_0_d.h680 #define mmCP_HQD_CNTL_STACK_SIZE 0x3274 macro
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h2917 #define mmCP_HQD_CNTL_STACK_SIZE … macro
Dgc_9_1_offset.h3145 #define mmCP_HQD_CNTL_STACK_SIZE … macro
Dgc_9_2_1_offset.h3101 #define mmCP_HQD_CNTL_STACK_SIZE … macro
Dgc_10_1_0_offset.h5381 #define mmCP_HQD_CNTL_STACK_SIZE … macro
Dgc_10_3_0_offset.h5014 #define mmCP_HQD_CNTL_STACK_SIZE … macro
/drivers/gpu/drm/amd/amdgpu/
Dgfx_v8_0.c4572 mqd->cp_hqd_cntl_stack_size = RREG32(mmCP_HQD_CNTL_STACK_SIZE); in gfx_v8_0_mqd_init()