Home
last modified time | relevance | path

Searched refs:mmCP_HQD_PIPE_PRIORITY (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_7_0_d.h572 #define mmCP_HQD_PIPE_PRIORITY 0x324a macro
Dgfx_7_2_d.h585 #define mmCP_HQD_PIPE_PRIORITY 0x324a macro
Dgfx_8_1_d.h635 #define mmCP_HQD_PIPE_PRIORITY 0x324a macro
Dgfx_8_0_d.h635 #define mmCP_HQD_PIPE_PRIORITY 0x324a macro
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h2829 #define mmCP_HQD_PIPE_PRIORITY macro
Dgc_9_1_offset.h3057 #define mmCP_HQD_PIPE_PRIORITY macro
Dgc_9_2_1_offset.h3013 #define mmCP_HQD_PIPE_PRIORITY macro
Dgc_10_1_0_offset.h5293 #define mmCP_HQD_PIPE_PRIORITY macro
Dgc_10_3_0_offset.h4926 #define mmCP_HQD_PIPE_PRIORITY macro
/drivers/gpu/drm/amd/amdgpu/
Dgfx_v7_0.c3032 mqd->cp_hqd_pipe_priority = RREG32(mmCP_HQD_PIPE_PRIORITY); in gfx_v7_0_mqd_init()