Home
last modified time | relevance | path

Searched refs:mmCP_MES_CNTL_BASE_IDX (Results 1 – 2 of 2) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_1_0_offset.h7658 #define mmCP_MES_CNTL_BASE_IDX macro
Dgc_10_3_0_offset.h7283 #define mmCP_MES_CNTL_BASE_IDX macro