Home
last modified time | relevance | path

Searched refs:mmDCCG_TEST_CLK_SEL_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_1_0_offset.h311 #define mmDCCG_TEST_CLK_SEL_BASE_IDX … macro
Ddcn_1_0_offset.h669 #define mmDCCG_TEST_CLK_SEL_BASE_IDX … macro
Ddcn_2_0_0_offset.h321 #define mmDCCG_TEST_CLK_SEL_BASE_IDX … macro
/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_12_0_offset.h851 #define mmDCCG_TEST_CLK_SEL_BASE_IDX … macro