Home
last modified time | relevance | path

Searched refs:mmSDMA0_GFX_MIDCMD_CNTL (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/sdma0/
Dsdma0_4_1_offset.h288 #define mmSDMA0_GFX_MIDCMD_CNTL macro
Dsdma0_4_0_offset.h292 #define mmSDMA0_GFX_MIDCMD_CNTL 0x00c9 macro
Dsdma0_4_2_2_offset.h292 #define mmSDMA0_GFX_MIDCMD_CNTL macro
Dsdma0_4_2_offset.h288 #define mmSDMA0_GFX_MIDCMD_CNTL macro
/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_3_0_1_d.h252 #define mmSDMA0_GFX_MIDCMD_CNTL 0x34ca macro
Doss_3_0_d.h374 #define mmSDMA0_GFX_MIDCMD_CNTL 0x34c7 macro
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_1_0_offset.h285 #define mmSDMA0_GFX_MIDCMD_CNTL macro
Dgc_10_3_0_offset.h276 #define mmSDMA0_GFX_MIDCMD_CNTL macro