Home
last modified time | relevance | path

Searched refs:mmSDMA1_POWER_CNTL_IDLE_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/sdma1/
Dsdma1_4_0_offset.h153 #define mmSDMA1_POWER_CNTL_IDLE_BASE_IDX 0 macro
Dsdma1_4_2_offset.h153 #define mmSDMA1_POWER_CNTL_IDLE_BASE_IDX … macro
Dsdma1_4_2_2_offset.h153 #define mmSDMA1_POWER_CNTL_IDLE_BASE_IDX … macro
/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_1_0_offset.h1135 #define mmSDMA1_POWER_CNTL_IDLE_BASE_IDX … macro