Home
last modified time | relevance | path

Searched refs:mmSQ_MIMG_1_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h490 #define mmSQ_MIMG_1_BASE_IDX … macro
Dgc_9_1_offset.h484 #define mmSQ_MIMG_1_BASE_IDX … macro
Dgc_9_2_1_offset.h474 #define mmSQ_MIMG_1_BASE_IDX … macro