Home
last modified time | relevance | path

Searched refs:mmUVD_ENC_VCPU_INT_ACK_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_2_5_offset.h532 #define mmUVD_ENC_VCPU_INT_ACK_BASE_IDX … macro
Dvcn_2_0_0_offset.h555 #define mmUVD_ENC_VCPU_INT_ACK_BASE_IDX … macro
Dvcn_3_0_0_offset.h862 #define mmUVD_ENC_VCPU_INT_ACK_BASE_IDX … macro