Home
last modified time | relevance | path

Searched refs:mmUVD_GP_SCRATCH8_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_offset.h83 #define mmUVD_GP_SCRATCH8_BASE_IDX macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h175 #define mmUVD_GP_SCRATCH8_BASE_IDX macro
Dvcn_2_5_offset.h650 #define mmUVD_GP_SCRATCH8_BASE_IDX macro
Dvcn_2_0_0_offset.h873 #define mmUVD_GP_SCRATCH8_BASE_IDX macro
Dvcn_3_0_0_offset.h1000 #define mmUVD_GP_SCRATCH8_BASE_IDX macro