Searched refs:mmUVD_MPC_SET_MUXB0 (Results 1 – 19 of 19) sorted by relevance
| /drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| D | uvd_4_0_d.h | 58 #define mmUVD_MPC_SET_MUXB0 0x3D7B macro
|
| D | uvd_4_2_d.h | 56 #define mmUVD_MPC_SET_MUXB0 0x3d7b macro
|
| D | uvd_3_1_d.h | 58 #define mmUVD_MPC_SET_MUXB0 0x3d7b macro
|
| D | uvd_5_0_d.h | 62 #define mmUVD_MPC_SET_MUXB0 0x3d7b macro
|
| D | uvd_6_0_d.h | 78 #define mmUVD_MPC_SET_MUXB0 0x3d7b macro
|
| D | uvd_7_0_offset.h | 170 #define mmUVD_MPC_SET_MUXB0 … macro
|
| /drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| D | vcn_1_0_offset.h | 350 #define mmUVD_MPC_SET_MUXB0 … macro
|
| D | vcn_2_5_offset.h | 765 #define mmUVD_MPC_SET_MUXB0 … macro
|
| D | vcn_2_0_0_offset.h | 600 #define mmUVD_MPC_SET_MUXB0 … macro
|
| D | vcn_3_0_0_offset.h | 1145 #define mmUVD_MPC_SET_MUXB0 … macro
|
| /drivers/gpu/drm/amd/amdgpu/ |
| D | uvd_v3_1.c | 359 WREG32(mmUVD_MPC_SET_MUXB0, 0x40c2040); in uvd_v3_1_start()
|
| D | uvd_v4_2.c | 293 WREG32(mmUVD_MPC_SET_MUXB0, 0x40c2040); in uvd_v4_2_start()
|
| D | uvd_v5_0.c | 340 WREG32(mmUVD_MPC_SET_MUXB0, 0x40c2040); in uvd_v5_0_start()
|
| D | vcn_v1_0.c | 835 WREG32_SOC15(UVD, 0, mmUVD_MPC_SET_MUXB0, in vcn_v1_0_start_spg_mode()
1018 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MPC_SET_MUXB0, in vcn_v1_0_start_dpg_mode()
|
| D | vcn_v2_5.c | 827 VCN, 0, mmUVD_MPC_SET_MUXB0), in vcn_v2_5_start_dpg_mode()
981 WREG32_SOC15(VCN, i, mmUVD_MPC_SET_MUXB0, in vcn_v2_5_start()
|
| D | vcn_v2_0.c | 849 UVD, 0, mmUVD_MPC_SET_MUXB0), in vcn_v2_0_start_dpg_mode()
984 WREG32_SOC15(UVD, 0, mmUVD_MPC_SET_MUXB0, in vcn_v2_0_start()
|
| D | vcn_v3_0.c | 951 VCN, inst_idx, mmUVD_MPC_SET_MUXB0), in vcn_v3_0_start_dpg_mode()
1108 WREG32_SOC15(VCN, i, mmUVD_MPC_SET_MUXB0, in vcn_v3_0_start()
|
| D | uvd_v6_0.c | 761 WREG32(mmUVD_MPC_SET_MUXB0, 0x40c2040); in uvd_v6_0_start()
|
| D | uvd_v7_0.c | 1000 WREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUXB0, 0x40c2040); in uvd_v7_0_start()
|