Home
last modified time | relevance | path

Searched refs:mmUVD_RBC_IB_SIZE_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_offset.h197 #define mmUVD_RBC_IB_SIZE_BASE_IDX macro
/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h383 #define mmUVD_RBC_IB_SIZE_BASE_IDX macro
Dvcn_2_5_offset.h782 #define mmUVD_RBC_IB_SIZE_BASE_IDX macro
Dvcn_2_0_0_offset.h677 #define mmUVD_RBC_IB_SIZE_BASE_IDX macro
Dvcn_3_0_0_offset.h1166 #define mmUVD_RBC_IB_SIZE_BASE_IDX macro