Home
last modified time | relevance | path

Searched refs:mmUVD_RB_ARB_CTRL (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_2_5_offset.h601 #define mmUVD_RB_ARB_CTRL macro
Dvcn_2_0_0_offset.h488 #define mmUVD_RB_ARB_CTRL macro
Dvcn_3_0_0_offset.h937 #define mmUVD_RB_ARB_CTRL macro
/drivers/gpu/drm/amd/amdgpu/
Dvcn_v2_5.c852 VCN, 0, mmUVD_RB_ARB_CTRL), 0, 0, indirect); in vcn_v2_5_start_dpg_mode()
1011 WREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_RB_ARB_CTRL), 0, in vcn_v2_5_start()
1370 WREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_RB_ARB_CTRL), in vcn_v2_5_stop()
Dvcn_v3_0.c976 VCN, inst_idx, mmUVD_RB_ARB_CTRL), 0, 0, indirect); in vcn_v3_0_start_dpg_mode()
1127 WREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_RB_ARB_CTRL), 0, in vcn_v3_0_start()
1499 WREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_RB_ARB_CTRL), in vcn_v3_0_stop()