Home
last modified time | relevance | path

Searched refs:mmUVD_VCPU_CACHE_OFFSET8 (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_2_5_offset.h717 #define mmUVD_VCPU_CACHE_OFFSET8 … macro
Dvcn_2_0_0_offset.h646 #define mmUVD_VCPU_CACHE_OFFSET8 … macro
Dvcn_3_0_0_offset.h1093 #define mmUVD_VCPU_CACHE_OFFSET8 … macro