Home
last modified time | relevance | path

Searched refs:mmUVD_VCPU_NONCACHE_OFFSET0_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_2_5_offset.h722 #define mmUVD_VCPU_NONCACHE_OFFSET0_BASE_IDX … macro
Dvcn_2_0_0_offset.h651 #define mmUVD_VCPU_NONCACHE_OFFSET0_BASE_IDX … macro
Dvcn_3_0_0_offset.h1098 #define mmUVD_VCPU_NONCACHE_OFFSET0_BASE_IDX … macro