Searched refs:mmVCE_VCPU_CNTL (Results 1 – 7 of 7) sorted by relevance
| /drivers/gpu/drm/amd/include/asic_reg/vce/ |
| D | vce_1_0_d.h | 62 #define mmVCE_VCPU_CNTL 0x8005 macro
|
| D | vce_2_0_d.h | 28 #define mmVCE_VCPU_CNTL 0x8005 macro
|
| D | vce_3_0_d.h | 28 #define mmVCE_VCPU_CNTL 0x8005 macro
|
| D | vce_4_0_offset.h | 30 #define mmVCE_VCPU_CNTL … macro
|
| /drivers/gpu/drm/amd/amdgpu/ |
| D | vce_v3_0.c | 306 WREG32_P(mmVCE_VCPU_CNTL, 1, ~0x200001); in vce_v3_0_start()
343 WREG32_P(mmVCE_VCPU_CNTL, 0, ~0x200001); in vce_v3_0_stop()
539 WREG32_OR(mmVCE_VCPU_CNTL, 0x00100000); in vce_v3_0_mc_resume()
|
| D | vce_v4_0.c | 306 MMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(VCE, 0, mmVCE_VCPU_CNTL), in vce_v4_0_sriov_start()
368 WREG32_P(SOC15_REG_OFFSET(VCE, 0, mmVCE_VCPU_CNTL), 1, ~0x200001); in vce_v4_0_start()
391 WREG32_P(SOC15_REG_OFFSET(VCE, 0, mmVCE_VCPU_CNTL), 0, ~0x200001); in vce_v4_0_stop()
|
| D | vce_v2_0.c | 300 WREG32_P(mmVCE_VCPU_CNTL, 0, ~0x80001); in vce_v2_0_stop()
|