Home
last modified time | relevance | path

Searched refs:mmVGA_MAIN_CONTROL_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_1_0_offset.h129 #define mmVGA_MAIN_CONTROL_BASE_IDX … macro
Ddcn_1_0_offset.h421 #define mmVGA_MAIN_CONTROL_BASE_IDX … macro
Ddcn_2_0_0_offset.h65 #define mmVGA_MAIN_CONTROL_BASE_IDX … macro
Ddcn_3_0_0_offset.h46 #define mmVGA_MAIN_CONTROL_BASE_IDX … macro
/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_12_0_offset.h587 #define mmVGA_MAIN_CONTROL_BASE_IDX … macro