Home
last modified time | relevance | path

Searched refs:mux_width (Results 1 – 11 of 11) sorted by relevance

/drivers/clk/rockchip/
Dclk-ddr.c20 int mux_width; member
78 val &= GENMASK(ddrclk->mux_width - 1, 0); in rockchip_ddrclk_get_parent()
93 int mux_shift, int mux_width, in rockchip_clk_register_ddrclk() argument
128 ddrclk->mux_width = mux_width; in rockchip_clk_register_ddrclk()
Dclk.h370 int mux_shift, int mux_width,
412 u8 mux_width; member
436 .mux_width = mw, \
457 .mux_width = mw, \
516 .mux_width = mw, \
534 .mux_width = mw, \
553 .mux_width = mw, \
624 .mux_width = mw, \
641 .mux_width = w, \
656 .mux_width = w, \
[all …]
Dclk.c40 int muxdiv_offset, u8 mux_shift, u8 mux_width, u8 mux_flags, in rockchip_clk_register_branch() argument
61 mux->mask = BIT(mux_width) - 1; in rockchip_clk_register_branch()
279 frac_mux->mask = BIT(child->mux_width) - 1; in rockchip_clk_register_frac_branch()
458 list->mux_shift, list->mux_width, in rockchip_clk_register_branches()
465 list->mux_shift, list->mux_width, in rockchip_clk_register_branches()
497 list->mux_shift, list->mux_width, in rockchip_clk_register_branches()
516 list->mux_width, list->mux_flags, in rockchip_clk_register_branches()
550 list->mux_width, list->div_shift, in rockchip_clk_register_branches()
Dclk-half-divider.c162 u8 mux_width, u8 mux_flags, in rockchip_clk_register_halfdiv() argument
183 mux->mask = BIT(mux_width) - 1; in rockchip_clk_register_halfdiv()
/drivers/clk/mediatek/
Dclk-mux.h31 u8 mux_width; member
55 .mux_width = _width, \
Dclk-mtk.h70 signed char mux_width; member
87 .mux_width = _width, \
123 .mux_width = _width, \
Dclk-mux.c66 u32 mask = GENMASK(mux->data->mux_width - 1, 0); in mtk_clk_mux_get_parent()
78 u32 mask = GENMASK(mux->data->mux_width - 1, 0); in mtk_clk_mux_set_parent_lock()
100 u32 mask = GENMASK(mux->data->mux_width - 1, 0); in mtk_clk_mux_set_parent_setclr_lock()
Dclk-cpumux.c68 cpumux->mask = BIT(mux->mux_width) - 1; in mtk_clk_register_cpumux()
Dclk-mtk.c169 mux->mask = BIT(mc->mux_width) - 1; in mtk_clk_register_composite()
/drivers/clk/x86/
Dclk-cgu.h178 u8 mux_width; member
214 .mux_width = _width, \
Dclk-cgu.c87 u8 width = list->mux_width; in lgm_clk_register_mux()