Home
last modified time | relevance | path

Searched refs:num_regs (Results 1 – 25 of 102) sorted by relevance

12345

/drivers/phy/cadence/
Dphy-cadence-torrent.c336 u32 num_regs; member
1837 u32 num_regs; in cdns_torrent_phy_init() local
1857 num_regs = link_cmn_vals->num_regs; in cdns_torrent_phy_init()
1866 for (i = 1; i < num_regs; i++) in cdns_torrent_phy_init()
1874 num_regs = xcvr_diag_vals->num_regs; in cdns_torrent_phy_init()
1877 for (j = 0; j < num_regs; j++) in cdns_torrent_phy_init()
1887 num_regs = pcs_cmn_vals->num_regs; in cdns_torrent_phy_init()
1889 for (i = 0; i < num_regs; i++) in cdns_torrent_phy_init()
1898 num_regs = cmn_vals->num_regs; in cdns_torrent_phy_init()
1900 for (i = 0; i < num_regs; i++) in cdns_torrent_phy_init()
[all …]
/drivers/gpio/
Dgpio-adnp.c185 unsigned int num_regs = 1 << adnp->reg_shift, i, j; in adnp_gpio_dbg_show() local
188 for (i = 0; i < num_regs; i++) { in adnp_gpio_dbg_show()
244 unsigned int num_regs, i; in adnp_irq() local
246 num_regs = 1 << adnp->reg_shift; in adnp_irq()
248 for (i = 0; i < num_regs; i++) { in adnp_irq()
363 unsigned int num_regs = 1 << adnp->reg_shift, i; in adnp_irq_bus_unlock() local
367 for (i = 0; i < num_regs; i++) in adnp_irq_bus_unlock()
385 unsigned int num_regs = 1 << adnp->reg_shift, i; in adnp_irq_setup() local
399 adnp->irq_enable = devm_kcalloc(chip->parent, num_regs, 6, in adnp_irq_setup()
404 adnp->irq_level = adnp->irq_enable + (num_regs * 1); in adnp_irq_setup()
[all …]
/drivers/clk/mediatek/
Dreset.c94 unsigned int num_regs, int regofs, in mtk_register_reset_controller_common() argument
115 data->rcdev.nr_resets = num_regs * 32; in mtk_register_reset_controller_common()
128 unsigned int num_regs, int regofs) in mtk_register_reset_controller() argument
130 mtk_register_reset_controller_common(np, num_regs, regofs, in mtk_register_reset_controller()
135 unsigned int num_regs, int regofs) in mtk_register_reset_controller_set_clr() argument
137 mtk_register_reset_controller_common(np, num_regs, regofs, in mtk_register_reset_controller_set_clr()
/drivers/clk/rockchip/
Dsoftrst.c16 int num_regs; member
81 unsigned int num_regs, in rockchip_register_softrst() argument
95 softrst->num_regs = num_regs; in rockchip_register_softrst()
100 softrst->rcdev.nr_resets = num_regs * softrst->num_per_reg; in rockchip_register_softrst()
/drivers/memory/samsung/
Dexynos-srom.c161 unsigned int num_regs) in exynos_srom_save() argument
163 for (; num_regs > 0; --num_regs, ++rd) in exynos_srom_save()
169 unsigned int num_regs) in exynos_srom_restore() argument
171 for (; num_regs > 0; --num_regs, ++rd) in exynos_srom_restore()
/drivers/clk/samsung/
Dclk-exynos5-subcmu.c22 unsigned int num_regs) in exynos5_subcmu_clk_save() argument
24 for (; num_regs > 0; --num_regs, ++rd) { in exynos5_subcmu_clk_save()
33 unsigned int num_regs) in exynos5_subcmu_clk_restore() argument
35 for (; num_regs > 0; --num_regs, ++rd) in exynos5_subcmu_clk_restore()
Dclk.c25 unsigned int num_regs) in samsung_clk_save() argument
27 for (; num_regs > 0; --num_regs, ++rd) in samsung_clk_save()
33 unsigned int num_regs) in samsung_clk_restore() argument
35 for (; num_regs > 0; --num_regs, ++rd) in samsung_clk_restore()
/drivers/base/regmap/
Dregmap-irq.c89 for (i = 0; i < d->chip->num_regs; i++) { in regmap_irq_sync_unlock()
107 for (i = 0; i < d->chip->num_regs; i++) { in regmap_irq_sync_unlock()
351 for (i = 0; i < subreg->num_regs; i++) { in read_sub_irq_data()
394 size = chip->num_regs * sizeof(unsigned int); in regmap_irq_thread()
397 chip->num_main_status_bits : chip->num_regs; in regmap_irq_thread()
450 chip->num_regs); in regmap_irq_thread()
457 for (i = 0; i < data->chip->num_regs; i++) { in regmap_irq_thread()
475 for (i = 0; i < data->chip->num_regs; i++) { in regmap_irq_thread()
497 for (i = 0; i < data->chip->num_regs; i++) { in regmap_irq_thread()
591 if (chip->num_regs <= 0) in regmap_add_irq_chip_fwnode()
[all …]
Dregmap.c2280 size_t num_regs) in _regmap_raw_multi_reg_write() argument
2290 size_t len = pair_size * num_regs; in _regmap_raw_multi_reg_write()
2303 for (i = 0; i < num_regs; i++) { in _regmap_raw_multi_reg_write()
2319 for (i = 0; i < num_regs; i++) { in _regmap_raw_multi_reg_write()
2337 size_t num_regs) in _regmap_range_multi_paged_reg_write() argument
2351 for (i = 0, n = 0; i < num_regs; i++, n++) { in _regmap_range_multi_paged_reg_write()
2418 size_t num_regs) in _regmap_multi_reg_write() argument
2424 for (i = 0; i < num_regs; i++) { in _regmap_multi_reg_write()
2443 for (i = 0; i < num_regs; i++) { in _regmap_multi_reg_write()
2452 for (i = 0; i < num_regs; i++) { in _regmap_multi_reg_write()
[all …]
/drivers/bus/
Dimx-weim.c136 int reg_idx, num_regs; in weim_timing_setup() local
153 num_regs = of_property_count_elems_of_size(np, "reg", OF_REG_SIZE); in weim_timing_setup()
154 if (num_regs < 0) in weim_timing_setup()
155 return num_regs; in weim_timing_setup()
156 if (!num_regs) in weim_timing_setup()
158 for (reg_idx = 0; reg_idx < num_regs; reg_idx++) { in weim_timing_setup()
/drivers/irqchip/
Dirq-davinci-cp-intc.c162 unsigned int num_regs = BITS_TO_LONGS(config->num_irqs); in davinci_cp_intc_do_init() local
187 for (offset = 0; offset < num_regs; offset++) in davinci_cp_intc_do_init()
196 for (offset = 0; offset < num_regs; offset++) in davinci_cp_intc_do_init()
204 num_regs = (config->num_irqs + 3) >> 2; /* 4 channels per register */ in davinci_cp_intc_do_init()
205 for (offset = 0; offset < num_regs; offset++) in davinci_cp_intc_do_init()
/drivers/hwmon/
Dltc2945.c241 int num_regs; in ltc2945_value_store() local
258 num_regs = 3; in ltc2945_value_store()
263 num_regs = 2; in ltc2945_value_store()
265 ret = regmap_bulk_write(regmap, reg, regbuf, num_regs); in ltc2945_value_store()
276 int num_regs = is_power_reg(reg) ? 3 : 2; in ltc2945_history_store() local
292 ret = regmap_bulk_write(regmap, reg, buf_min, num_regs); in ltc2945_history_store()
314 ret = regmap_bulk_write(regmap, reg, buf_max, num_regs); in ltc2945_history_store()
/drivers/leds/
Dleds-mc13783.c25 int num_regs; member
130 leds->devtype->num_regs); in mc13xxx_led_probe_dt()
215 for (i = 0; i < devtype->num_regs; i++) { in mc13xxx_led_probe()
278 .num_regs = 6,
285 .num_regs = 4,
292 .num_regs = 1,
Dleds-acer-a500.c42 unsigned int num_regs = 1; in a500_ec_led_brightness_set() local
56 num_regs = 2; in a500_ec_led_brightness_set()
62 return regmap_multi_reg_write(led->rmap, control_seq, num_regs); in a500_ec_led_brightness_set()
/drivers/gpu/drm/msm/hdmi/
Dhdmi_phy.c16 phy->regs = devm_kcalloc(dev, cfg->num_regs, sizeof(phy->regs[0]), in msm_hdmi_phy_resource_init()
26 for (i = 0; i < cfg->num_regs; i++) { in msm_hdmi_phy_resource_init()
69 for (i = 0; i < cfg->num_regs; i++) { in msm_hdmi_phy_resource_enable()
95 for (i = cfg->num_regs - 1; i >= 0; i--) in msm_hdmi_phy_resource_disable()
/drivers/mfd/
Dintel_soc_pmic_bxtwc.c146 .num_regs = 1,
155 .num_regs = 1,
164 .num_regs = 1,
173 .num_regs = 1,
182 .num_regs = 1,
191 .num_regs = 2,
200 .num_regs = 1,
Dsec-irq.c379 .num_regs = 3,
388 .num_regs = 3, \
412 .num_regs = 3,
422 .num_regs = 3,
432 .num_regs = 4,
Dmax77693.c70 .num_regs = 1,
86 .num_regs = 1,
104 .num_regs = 1,
141 .num_regs = 3,
Dmotorola-cpcap.c95 .num_regs = 1,
104 .num_regs = 1,
113 .num_regs = 4,
Dmax8907.c135 .num_regs = 2,
158 .num_regs = 2,
172 .num_regs = 1,
Daxp20x.c514 .num_regs = 3,
526 .num_regs = 5,
539 .num_regs = 5,
551 .num_regs = 6,
564 .num_regs = 6,
576 .num_regs = 2,
588 .num_regs = 5,
Dda9063-irq.c92 .num_regs = 4,
164 .num_regs = 4,
Drk808.c405 .num_regs = 1,
416 .num_regs = 2,
428 .num_regs = 3,
440 .num_regs = 2,
/drivers/power/supply/
Dltc2941-battery-gauge.c97 enum ltc294x_reg reg, u8 *buf, int num_regs) in ltc294x_read_regs() argument
108 msgs[1].len = num_regs; in ltc294x_read_regs()
119 __func__, reg, num_regs, *buf); in ltc294x_read_regs()
125 enum ltc294x_reg reg, const u8 *buf, int num_regs) in ltc294x_write_regs() argument
130 ret = i2c_smbus_write_i2c_block_data(client, reg_start, num_regs, buf); in ltc294x_write_regs()
137 __func__, reg, num_regs, *buf); in ltc294x_write_regs()
/drivers/staging/media/hantro/
Dimx8m_vpu_hw.c154 vpu->ctrl_base = vpu->reg_bases[vpu->variant->num_regs - 1]; in imx8mq_vpu_hw_init()
219 .num_regs = ARRAY_SIZE(imx8mq_reg_names)

12345